i-manager Publications

i-manager's Journal on Electronics Engineering (JELE)

Current Issue Vol. 14 Issue 2

An analytical approach to Network with IoT security using NodeMCU access point- Prevention Technique
AUDIO CRYPTOGRAPHY USING AES ALGORITHM TECHNIQUE
ULTRA WIDEBAND TECHNOLOGY
Smart Rover-Voice Control Bluetooth Control Robot to Avoid Obstacles
A Review of Quality Assurance Texture for Highly Pigmented Iris Recognition Using an Optimal Wavelength Band
FEATURE EXTRACTION AND CLASSIFICATION OF DIFFERENT HAND MOVEMENTS FROM THE EMG SIGNAL USING LINEAR DISCRIMINANT ANALYSIS CLASSIFIER

Most Cited

Volume 9 Issue 4 June - August 2019

Research Paper

High-Speed Double Multiplication Architecture for Parallel Multiplication using Mastrovito Multiplier

Amrutha R.* , U. B. Mahadevaswamy**

*Department of Electronics and Instrumentation Engineering, GSSS Institute of Engineering and Technology for Women, Mysuru, Karnataka, India.

** Department of Electronics and Communication Engineering, Sri Jayachamarajendra College of Engineering, Mysuru, Karnataka, India

Amrutha, R., & Mahadevaswamy, U. B. (2019). High-Speed Double Multiplication Architecture for Parallel Multiplication using Mastrovito Multiplier. i-manager's Journal on Electronics Engineering, 9(4), 1-11. https://doi.org/10.26634/jele.9.4.15284

Abstract

Multiplier is an important unit in ALU to perform arithmetic and logical operations. It should be capable of handling big word length and generate the result in very limited time span. Previous works propose serial bit level multiplication schemes using mastrovito multiplier in which multiplication time and complexity of the circuit increases with increase in number of bits. This paper presents a novel parallel multiplier design architecture for both polynomials and irreducible - nomial with reduced complexity and increased speed. A 64 x 64 multiplier is implemented using mastrovito multiplier and booth encoding technique for multiplication and obtaining partial product, respectively. The implementation is able to achieve reduced complexity, increased speed, and improved accuracy when compared to the existing serial bit level multipliers.

References

[1]. Abdulrahman, E. A. H., & Reyhani-Masoleh, A. (2015). High-speed hybrid-double multiplication architectures using new serial-out bit-level mastrovito multipliers. IEEE Transactions on Computers, 65(6), 1734-1747. https://doi.org/10.1109/TC.2015.2456023

[2]. Almiladi, A. S. (2010). High performance scalable n m mixed-radix-2 serial-serial multipliers for GF (2 ). Journal of Circuits, Systems, and Computers, 19(05), 1089-1107. https://doi.org/10.1142/S0218126610006621

[3]. de Angel, E., & Swartzlander, E. E. (1996, October). Low power parallel multipliers. In VLSI Signal Processing, IX (pp. 199-208). IEEE. https://doi.org/10.1109/VLSISP.1996. 558332

[4]. Diffie, W., & Hellman, M. (1976). New directions in cryptography. IEEE Transactions on Information Theory, 22(6), 644-654. https://doi.org/10.1109/TIT.1976.1055638

[5]. Elguibaly, F. (2000). A fast parallel multiplier-accumulator using the modified Booth algorithm. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(9), 902-908. https://doi.org/10. 1109/82.868458

[6]. Elsayed, E., & El-Boghdadi, H. (2014). Area-efficient digit serial–serial two's complement multiplier. Journal of Circuits, Systems, and Computers, 23(07). https://doi.org/ 10.1142/S0218126614500996

[7]. Erdem, S. S., Yanık, T., & Koç, Ç. K. (2006). Polynomial m basis multiplication over GF (2 ). Acta Applicandae Mathematicae, 93(1), 33-55. https://doi.org/10.1007/ s10440-006-9047-0

[8]. Farooqui, A. A., & Oklobdzija, V. G. (1998, May). General data-path organization of a MAC unit for VLSI implementation of DSP processors. In ISCAS'98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No. 98CH36187) (Vol. 2, pp. 260-263). IEEE. https://doi.org/10.1109/ISCAS.1998. 706891

[9]. Hasan, M. A., Namin, A. H., & Negre, C. (2012). Toeplitz matrix approach for binary field multiplication using quadrinomials. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(3), 449-458. https://doi.org/10.1109/TVLSI.2011.2106524

[10]. Hasan, O., & Kort, S. (2007, August). Automated th formal synthesis of Wallace tree multipliers. In 2007 50 Midwest Symposium on Circuits and Systems (pp. 293- 296). IEEE. https://doi.org/10.1109/MWSCAS.2007. 4488591

[11]. Kang, J. Y., & Gaudiot, J. L. (2006). A simple highspeed multiplier design. IEEE Transactions on Computers, 55(10), 1253-1258. https://doi.org/10.1109/TC.2006.156

[12]. Koblitz, N. (1987). Elliptic curve cryptosystems. Mathematics of Computation, 48(177), 203-209. https://doi.org/10.1090/S0025-5718-1987-0866109-5

[13]. Kuang, S. R., Wang, J. P., & Guo, C. Y. (2009). Modified booth multipliers with a regular partial product array. IEEE Transactions on Circuits and Systems II: Express Briefs, 56(5), 404-408. https://doi.org/10.1109/TCSII.2009. 2019334

[14]. Reyhani-Masoleh, A. (2006). Efficient algorithms and architectures for field multiplication using Gaussian normal bases. IEEE Transactions on Computers, 55(1), 34- 47. https://doi.org/10.1109/TC.2006.10

[15]. Reyhani-Masoleh, A., & Hasan, M. A. (2004). Low complexity bit parallel architectures for polynomial basis m multiplication over GF (2 ). IEEE Transactions on Computers, 53(8), 945-959. https://doi.org/10.1109/TC. 2004.47

[16]. Salomon, O., Green, J. M., & Klar, H. (1995). General algorithms for a simplified addition of 2's complement numbers. IEEE Journal of Solid-State Circuits, 30(7), 839- 844. https://doi.org/10.1109/4.391128

[17]. Satyanarayana, J. H., & Nowrouzian, B. (1996). Design and fpga implementation of digit-serial modified booth multipliers. Journal of Circuits, Systems, and Computers, 6(05), 485-501. https://doi.org/10.1142/ S0218126696000339

[18]. Sharma, M. (2011, December). Disposition (reduction) of (negative) partial product for radix 4 Booth's algorithm. In 2011 World Congress on Information and Communication Technologies (pp. 1169-1174). IEEE. https://doi.org/10.1109/WICT.2011.6141414

[19]. Srinivasan, M., & Tamilselvan, G. M. (2017). VLSI implementation of low power high speed ECC processor using versatile bit serial multiplier. Journal of Circuits, Systems and Computers, 26(07). https://doi.org/10.1142/ S0218126617501146

[20]. Wu, H. (2008). Bit-parallel polynomial basis multiplier for new classes of finite fields. IEEE Transactions on Computers, 57(8), 1023-1031. https://doi.org/10.1109/ TC.2008.67

[21]. Yeh, W. C., & Jen, C. W. (2000). High-speed Booth encoded parallel multiplier design. IEEE Transactions on Computers, 49(7), 692-701. https://doi.org/10.1109/12. 863039

Full Article (HTML)

Pdf

Research Paper

Realization of a Narrow Beamwidth Scanning Technique of a Biological Target in Microwave Tomography

Deborsi Basu* , Kabita Purkait**

*_**Department of Electronics and Communication Engineering, Kalyani Government Engineering College, West Bengal, India.

Basu, D., & Purkait, K. (2019). Realization of a Narrow Beamwidth Scanning Technique of a Biological Target in Microwave Tomography. i-manager's Journal on Electronics Engineering, 9(4), 12-18. https://doi.org/10.26634/jele.9.4.16163

Abstract

In this paper, a realization of a narrow beamwidth scanning approach of a semi-human sized biological target has been done. This approach will be very much helpful for different scanning and image reconstruction techniques used in Microwave Tomography Technique (MTT). Sometimes the difficulty in scanning arises due to the presence of cancerous tumors or affected cells inside the inner regions of human body organ. Identification of the actual region becomes tough using ray analysis techniques. Wide beamwidth scanning makes things more complex. Hence, selection of diagnosis techniques and medicines become difficult. Here, a narrow beamwidth scanning approach has been implemented using a simulation model that can provide a solution to the wide beamwidth scanning problems. A suitable biological human body model has been considered and placed inside a nearfield position in between the transmitter and the receiver. Based on the scanning orientations, the data are collected at the receiver end and analyzed to identify the actual positions of the affected cells inside the model. The output generates satisfactory and accurate results. So, based on this analysis this can be claimed that using the proposed technique in MTT, more accurate diseased cell identification can be done.

References

[1]. Belkebir, K., Kleinman, R. E., & Pichot, C. (1997). Microwave imaging-location and shape reconstruction from multifrequency scattering data. IEEE Transactions on Microwave Theory and Techniques, 45(4), 469-476. https://doi.org/10.1109/22.566625

[2]. Bolomey, J. C., Jofre, L., & Peronnet, G. (1983). On the possible use of microwave-active imaging for remote thermal sensing. IEEE Transactions on Microwave Theory and Techniques, 31(9), 777-781. https://doi.org/10.1109/ TMTT.1983.1131592

[3]. Bond, E. J., Li, X., Hagness, S. C., & Van Veen, B. D. (2003). Microwave imaging viaspace-time beamforming for early detection of breast cancer. IEEE Transactions on Antennas and Propagation, 51(8), 1690- 1705. https://doi.org/10.1109/TAP.2003.815446

[4]. Datta, A. N., & Bandyopadhyay, B. (1986). Nonlinear extension to a moment method iterative reconstruction algorithm for microwave tomography. Proceedings of the IEEE, 74(4), 604-606. https://doi.org/10.1109/PROC.1986. 13508

[5]. Datta, A. N., & Bandyopadhyay, D. B. (1985). An improved SIRT-style reconstruction algorithm for microwave tomography. IEEE Transactions on Biomedical Engineering, 32(9), 719-723. https://doi.org/10.1109/ TBME.1985. 325591

[6]. Fang, Q., Meaney, P. M., Geimer, S. D., Streltsov, A. V., & Paulsen, K. D. (2004). Microwave image reconstruction from 3-D fields coupled to 2-D parameter estimation. IEEE Transactions on Medical Imaging, 23(4), 475-484. https://doi.org/10.1109/TMI.2004.824152

[7]. Jacobi, J. H., Larsen, L. E., & Hast, C. T. (1979). Waterimmersed microwave antennas and their application to microwave interrogation of biological targets. IEEE Transactions on Microwave Theory and Techniques, 27(1), 70-78. https://doi.org/10.1109/TMTT.1979.1129561

[8]. Joisel, A., Mallorqui, J., Broquetas, A., Geffrin, J. M., Joachimowicz, N., Iossera, M. V., Jofre, L., & Bolomey, J. C. (1999). Microwave Imaging Techniques for Biomedical Applications. IMTC/99. Proceedings of the 16^th IEEE Instrumentation and Measurement Technology Conference (Cat. No.99CH36309) (Vol. 3, pp. 1591- 1596). https://doi.org/10.1109/IMTC.1999.776093

[9]. Larsen, L. E., & Jacobi, J. H. (1979). Microwave scattering parameter imagery of an isolated canine kidney. Medical Physics, 6(5), 394-403. https://doi.org/10. 1118/1.594595

[10]. Li, D., Meaney, P. M., & Paulsen, K. D. (2003). Conformal microwave imaging for breast cancer detection. IEEE Transactions on Microwave Theory and Techniques, 51(4), 1179-1186. https://doi.org/10.1109/ TMTT.2003. 809624

[11]. Liu, Q. H., Zhang, Z. Q., Wang, T. T., Bryan, J. A., Ybarra, G. A., Nolte, L. W., & Joines, W. T. (2002). Active microwave imaging. I. 2-D forward and inverse scattering methods. IEEE Transactions on Microwave Theory and Techniques, 50(1), 123-133. https://doi.org/10.1109/22. 981256

[12]. Maini, R., Iskander, M. F., & Durney, C. H. (1980). On the electromagnetic imaging using linear reconstruction techniques. Proceedings of the IEEE, 68(12), 1550-1552. https://doi.org/10.1109/PROC.1980.11908

[13]. Maini, R., Iskander, M. F., Durney, C. H., & Berggren, M. (1981). On the sensitivity and the resolution of microwave imaging using ART. Proceedings of the IEEE, 69(11), 1517-1519. https://doi.org/10.1109/PROC.1981. 12193

[14]. Marinova, I., & Mateev, V. (2010). Determination of electromagnetic properties of human tissues. World Acad. Sci. Eng. Tech., 42(4), 733-737.

[15]. Ostadrahimi, M., Zakaria, A., Mojabi, P., LoVetri, J., & Shafai, L. (2012, July). Evaluation of a microwave tomography system for animal tissue imaging. In Proceedings of the 2012 IEEE International Symposium on Antennas and Propagation (pp. 8-14). IEEE. https://doi. org/10.1109/APS.2012.6348546

[16]. Pan, S., & Kak, A. (1983). A computational study of reconstruction algorithms for diffraction tomography: Interpolation versus filtered-backpropagation. IEEE Transactions on Acoustics, Speech, and Signal Processing, 31(5), 1262-1275. https://doi.org/10.1109/ TASSP.1983. 1164196

[17]. Purkait, K., & Datta, A. N. (2003). An Exact Algorithm for Microwave Tomography. Symposium HOT-2003.

[18]. Purkait, K., Basu, D., & Das, N. R. (2018b). Study of Beamwidth variation of Dipole Array Antenna for Microwave Scanning of Biological Target. International Journal on Recent and Innovation Trends in Computing and Communication, 6(1), 120-123.

[19]. Purkait, K., Basu, D., & Das, N. R. (2018a). An Approach to a Narrow Beam Antenna for Microwave Scanning of Stroke affected Brain Cells. Indian Science Cruiser, 32(3), 43-46.

[20]. Rao, P. S., Santosh, K., & Gregg, E. C. (1980). Computed tomography with microwaves. Radiology, 135(3), 769-770. https://doi.org/10.1148/radiology.135.3. 7384471

[21]. Ruvio, G., Cuccaro, A., Solimene, R., Brancaccio, A., Basile, B., & Ammann, M. J. (2016). Microwave bone imaging: a preliminary scanning system for proof-ofconcept. Healthcare Technology Letters, 3(3), 218-221. https://doi.org/10.1049/htl.2016.0003

[22]. Sabouni, A., Ostadrahimi, M., Noghanian, S., & Pavlovic, M. (2011, July). Three-dimensional accurate modeling of the microwave tomography imaging system. In 2011 IEEE International Symposium on Antennas and Propagation (APSURSI) (pp. 2557-2560). IEEE. Spokane, Wash, USA, July 2011.

[23]. Semenov, S. Y., Svenson, R. H., Boulyshev, A. E., Souvorov, A. E., Borisov, V. Y., Sizov, Y., Starostin, A. N., Dezern, K. R., Tatsis, G. P., & Baranov, V. Y. (1996). Microwave Tomography: Two-Dimensional System for Biomedical Imaging. IEEE Trans. Biomed. Eng., 43(9), 869- 877. https://doi.org/doi.org.10.1109/10.532121

[24]. Zakaria, A., & LoVetri, J. (2010, July). A study of adaptive meshing in FEM-CSI for microwave tomography. In 2010 14^th International Symposium on Antenna Technology and Applied Electromagnetics & the American Electromagnetics Conference (pp. 1-4). IEEE. https://doi.org/10.1109/ANTEM.2010.5552529

Full Article (HTML)

Pdf

Research Paper

Design and Implementation of Solar Powered Automated Garbage Monitoring System

Pushpavathi M. R.* , Shashi Kumar D. M., Satish J., Sudha K. R., Manu D. K.

*_***** Department of Electronics and Communication Engineering, K. S. School of Engineering and Management, Bangaluru, Karnataka, India.

Pushpavathi, M. R., Kumar, S. D. M., Satish, J., Sudha, K. R., & Manu, D. K. (2019). Design and Implementation of Solar Powered Automated Garbage Monitoring System. i-manager's Journal on Electronics Engineering, 9(4), 19-24. https://doi.org/10.26634/jele.9.4.14915

Abstract

In modern days, the world has become a very busy place. This is basically due to the rapid increase in population as well as physical resources. Along with these two important factors, there is another factor, which is the total amount of garbage being disposed of. The efficient and practical disposal of garbage is very important with respect to the health of the surrounding environment. The existing methods of garbage collection have been proven inefficient. The proposed system is the smarter way of overcoming the garbage collection and disposal problem. This paper presents the Garbage Collector robot using ARM7. The robot is constructed on a base of size 50 x 40 cm, which is powered by a rechargeable battery of 12 V, 7.5 Ah from the solar panel. The robot movement is controlled by a program in an Android Phone. The robot is designed to collect wet and dry Garbage from every doorstep, by making use of solar energy as a source. While collecting waste it captures the image and stores. The robot is built in such a way that when it starts it will move on the path defined in the program. When it encounters an obstacle, depending on the conditions applied in the program, it stops and later proceeds further motion and then robot picks up the garbage. The main objective of this system is to make sure that the garbage collection, segregation, and disposal is done in a smart and effective way practically. This research work is cost effective and it has a high social impact. This system changes the traditional systems and makes the revolution in waste management. It can automatically monitor the garbage level and sends information to the garbage collection truck. It ultimately helps to keep cleanliness in society.

References

[1]. Alsahafi, H., & Almaleky, M., (2014). Design and implementation of metallic waste collection robot. ASEE 2014 Zone I Conference (pp. 1-6).

[2]. Bajaj, J. S. (1995). Urban Solid Waste management in India. Planning Commission Government of India, New Delhi.

[3]. Chandramohan, A., Mendonca, J., Shankar, N. R., Baheti, N. U., Krishnan, N. K., & Suma, M. S. (2014). Automated Waste Segregator. 2014 Texas Instruments India Educators' Conference (TIIEC) (pp. 1-6). https://doi. org/10.1109/TIIEC.2014.009

[4]. Dugdhe, S., Shelar, P., Jire, S., & Apte, A. (2016, January). Efficient waste collection system. In 2016 International Conference on Internet of Things and Applications (IOTA) (pp. 143-147). IEEE. https://doi.org/ 10.1109/IOTA.2016.7562711

[5]. Huang, Y. F., Baetz, B. W., Huang, G. H., & Liu, L. (2002). Violation analysis for solid waste management systems: An interval fuzzy programming approach. Journal of Environmental Management, 65 (4), 431-446. https://doi.org/10.1006/jema.2002.0566

[6]. Jain, A., & Bagherwal, R. (2017, July). Design and implementation of a smart solid waste monitoring and th collection system based on Internet of Things. In 2017 8^thInternational Conference on Computing, Communication and Networking Technologies (ICCCNT) (pp. 1-5). IEEE. https://doi.org/10.1109/ICCCNT.2017. 8204165

[7]. Jain, A., Sharma, B., & Gupta, P. (2016). Internet of Things: Architecture, security goals, and challenges-A Survey. International Journal of Innovative Research in Science and Engineering, 2(4), 154-163.

[8]. Jain, A., & Soni, B. K. (2017). Secure Modern Healthcare System based on IoT and Secret sharing of IoT Healthcare Data. International Journal of Advanced Networking and Application, 8(6), 3283-3289

[9]. Kabra, N., Tirthkar, P., Umak, P., & Deokar, P. (2017). Automatic Waste Segregation Using Embedded System. International Journal of Innovations In Engineering Research And Technology [IJIERT], 11-13.

[10]. Kannan, S. G., Kumar, S. S., Ragavan, R., & Balakrishnan, M. (2016). Automatic garbage separation robot using image processing technique. International Journal of Scientific and Research Publications, 6(4), 326- 328.

[11]. Kothari, N. (2013). Waste to Wealth. New Delhi: NSWAI.

[12]. Longhi, S., Marzioni, D., Alidori, E., Di Buo, G., Prist, M., Grisostomi, M., & Pirro, M. (2012, May). Solid waste management architecture using Wireless Sensor Network technology. In 2012 5^thInternational Conference on New Technologies, Mobility and Security (NTMS) (pp. 1-5). IEEE. https://doi.org/10.1109/NTMS.2012.6208764

[13]. Manderson, J. (2011). Composting Agricultural and Industrial Waste. Bio Technology (Vol VIII), Encyclopedia of Life Support Systems (EOLSS). Retrieved from http://www. eolss.net/sample-chapters/c17/E6-58-07-04.pdf

[14]. Qiu, T., Xiao, H., & Zhou, P. (2013, August). Framework and case studies of intelligence monitoring platform in facility agriculture ecosystem. In 2013 Second International Conference on Agro-Geoinformatics (Agro-Geoinformatics) (pp. 522-525). IEEE. https://doi. org/10.1109/Argo-Geoinformatics.2013.6621976

[15]. Sharanya, A., Harika, U., Sriya, N., & Kochuvila,S. (2017). Automatic waste segregator. 2017 International Conference on Advances in Computing, Communications and Informatics (ICACCI) (pp. 1313-1319). https://doi.org/ 10.1109/ICACCI.2017.8126023.

[16]. Srikanth, S. V., Pramod, P. J., Dileep, K. P., Tapas, S., & Patil, M. U. (2009, May). Design and implementation of a prototype smart parking (spark) system using Wireless Sensor Networks. In 2009 International Conference on Advanced Information Networking and Applications Workshops (pp. 401-406). IEEE. https://doi.org/10.1109/ WAINA.2009.53

[17]. Watanasophon, S., & Ouitrakul, S. (2014). Garbage collection Robot on the Beach using Wireless Communication. In 3^rd International Conference on Informatics, Environment, Energy and Application, 66(19), 787-796.

Full Article (HTML)

Pdf

Research Paper

Design Of Conformal Antenna

P. Jothilakshmi * , N. V. Laxmi Narayen , G. Lokeshwaran*, K. S. Murugan****

*_****Department of Electronics and Communication Engineering, Sri Venkateswara College of Engineering, Chennai, Tamil Nadu, India.

Jothilakshmi, P., Narayen, N. V. L., Lokeshwaran, G., & Murugan, K. S. (2019). Design Of Conformal Antenna. i-manager's Journal on Electronics Engineering, 9(4), 25-31. https://doi.org/10.26634/jele.9.4.16241

Abstract

The motivation of this paper is to embed the conformal antenna on the surface of the aircraft with increased gain. The most challenging thing in real world is communicating with aircraft, even though several communication technologies have been adopted for tracking and monitoring the aircraft. There is no cent percent efficiency, for that an implementation of conformal antenna for transmission and reception of the signal is preferred. In radio communication and avionics, a conformal antenna or conformal array is a flat radio antenna, which is designed to conform or follow some prescribed shape, for example a curved conformal antenna is designed and is mounted on or embedded in a curved surface. Conformal arrays are typically limited to high frequencies in the UHF or microwave range, where the wavelength of the waves is small enough that small antennas can be used. Requirements for conformal antennas for airborne systems, increased bandwidth requirements, and multi functionality have led to heavy exploitation of printed (patch) or other slot-type antennas and the use of powerful computational tools for designing such antenna. The design and optimization of the conformal antenna can be done through simulation. The proposed antenna provides good radiation and optimal gain and easily embedded to the body of curved shapes.

References

[1]. Balanis, C. A. (2005). Antenna Theory: Analysis and Design (3^rd Ed.). Hoboken, NJ: John Wiley & Sons, Inc. (pp. 1-1099).

[2]. Breed, G. (2009). The Fundamentals of Patch Antenna Design and Performance. High Frequency Electronics, Technical Media, LLC.

[3]. Bucci, O. M., & D'elia, G. (1998). Power synthesis of reconfigurable conformal arrays with phase-only control. IEE Proceedings- Microwaves, Antennas and Propagation, 145(1), 131-136. https://doi.org/10.1049/ipmap: 19981296

[4]. Cheng, X., Senior, D. E., Kim, C., & Yoon, Y. K. (2011). A compact omnidirectional self-packaged patch antenna with complementary split-ring resonator loading for wireless endoscope applications. IEEE Antennas and Wireless Propagation Letters, 10, 1532-1535. https://doi.org/10.1109/LAWP.2011.2181315

[5]. Constantine, A. B. (2005). Antenna Theory: Analysis and Design. Third Edition, John Wiley & Sons.

[6]. Gerini, G., & Zappelli, L. (2004). Phased arrays of rectangular apertures on conformal cylindrical surfaces: A multimode equivalent network approach. IEEE Transactions on Antennas and Propagation, 52(7), 1843- 1850. https://doi.org/10.1109/TAP.2004.831311

[7]. Huque, M. T. I. U., Hosain, M. K., Islam, M. S., & Chowdhury, M. A. (2011). Design and performance analysis of microstrip array antennas with optimum parameters for X-band applications. International Journal of Advanced Computer Science and Applications, 2(4), 81-87.

[8]. Liu, J., & Xue, Q. (2012). Microstrip magnetic dipole Yagi array antenna with endfire radiation and vertical polarization. IEEE Transactions on Antennas and Propagation, 61(3), 1140-1147. https://doi.org/10.1109/ TAP.2012.2230239

[9]. Morton, T. E., & Pasala, K. M. (2006). Performance analysis of conformal conical arrays for airborne vehicles. IEEE Transactions on Aerospace and Electronic Systems, 42(3), 876-890. https://doi.org/10.1109/TAES.2006. 248218

[10]. Ouyang, J., Luo, X., Yang, J., Zhang, K. Z., Zhang, J., & Yang, F. (2012). Analysis and synthesis of conformal conical surface linear phased array with volume surface integral equation+ AEP (Active Element Pattern) and INSGA-II. IET Microwaves, Antennas & Propagation, 6(11), 1277-1285. https://doi.org/10.1049/iet-map.2012.0054

[11]. Quan, X., Li, R., Fan, Y., & Anagnostou, D. E. (2013). Analysis and Design of a Slant-Polarized Omni directional Antenna. IEEE Transactions on Antennas and Propagation, 62(1), 86-93. https://doi.org/10.1109/TAP. 2013.2288367

[12]. Verma, A., & Srivastava, N. (2011). Analysis and design of rectangular microstrip antenna in X band. MIT International Journal of Electronics and Communication Engineering, 1(1), 31-35.

[13]. Wen, Y. Q., Wang, B. Z., & Ding, X. (2015). Planar microstrip endfire antenna with multiport feeding. IEEE Antennas and Wireless Propagation Letters, 15, 556-559. https://doi.org/10.1109/LAWP.2015.2458013

[14]. Xia, Y., Muneer, B., & Zhu, Q. (2017). Design of a full solid angle scanning cylindrical-and-conical phased array antennas. IEEE Transactions on Antennas and Propagation, 65(9), 4645-4655. https://doi.org/10.1109/ TAP.2017.2730241

Full Article (HTML)

Pdf

Research Paper

Implementation of FinFET Based 1-Bit Full Adder

Priti Sahu* , Ravi Tiwari**

*_**Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Group of Institutions, CSVTU, Bhilai, Chattisgarh, India.

Sahu, P., & Tiwari, R. (2019). Implementation of FinFET Based 1-Bit Full Adder. i-manager's Journal on Electronics Engineering, 9(4), 32-42. https://doi.org/10.26634/jele.9.4.16251

Abstract

This paper proposes a 1-bit Full adder using Fin type Field Effect Transistor (FinFET) at 250 nm CMOS technology. The paper is intended to reduce leakage current and leakage power, chip area, Delay and to increase the switching speed of 1-bit Full Adder while maintaining the competitive performance with few transistors used. In this paper, first part implemented Standard CMOS full adder that uses 28 transistors and the next part deals with the implantation a Double-Gate (DG) FinFETs based full adder, which uses 10 transistor count with suitable power consumption, delay performance. and the next part extracting their transfer characteristics by using Synopsys TANNER-EDA simulation tool. The authors investigate the use of Double Gate FinFET technology, which provides low leakage and high-performance operation by utilizing high speed and low threshold voltage transistors for logic cells. It shows that it is particularly effective in subthreshold circuits and can eliminate performance variations with Low power. A 22 ns access time and frequency 0.045 GHz provide 250 nm CMOS process technology with 5 V power supply is employed to carry out 1-bit Full Adder of speed, power, and reliability compared to MOSFET based full adder designs. Hence FinFET is a promising candidate and is a better replacement for MOSFET.

References

[1]. Agrawal, A. K., Mishra, S., & Nagaria, R. K. (2010, November). Proposing a novel low-power high-speed mixed GDI full adder topology. In 2010 International Conference on Power, Control and Embedded Systems (pp. 1-6). IEEE. https://doi.org/10.1109/ICPCES.2010. 5698636

[2]. Bajpai, P., Mittal, P., Rana, A., & Aneja, B. (2017, August). Performance analysis of a low power high speed full adder. In 2017 2^nd International Conference on Telecommunication and Networks (TEL-NET) (pp. 1-5). IEEE. https://doi.org/10.1109/TEL-NET.2017.8343543

[3]. Bhattacharyya, P., Kundu, B., Ghosh, S., Kumar, V., & Dandapat, A. (2014). Performance analysis of a lowpower high-speed hybrid 1-bit full adder circuit. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(10), 2001-2008. https://doi.org/10.1109/ TVLSI.2014. 2357057

[4]. Chin, H. C., Lim, C. S., & Tan, M. L. P. (2015). Design and performance analysis of 1-bit FinFET full adder cells for subthreshold region at 16 nm process technology. Journal of Nanomaterials, 16(1). https://doi.org/10.1155/ 2015/ 726175

[5]. Foroutan, V., Taheri, M., Navi, K., & Mazreah, A. A. (2014). Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style. Integration, The VLSI Journal, 47(1), 48-61. https://doi.org/10.1016/j.vlsi. 2013.05.001

[6]. Jijne, H., & Raghuwanshi, A. (2017). A survey on lowpower high speed full adder circuit in DSM technology. International Journal of Engineering Trends and Technology (IJETT), 43(3), 179-184. https://pdfs. semanticscholar.org/a116/0b6a68df3147154d54d2915 75be89e91cee3.pdf

[7]. Junming, L., Yan, S., Zhenghui, L., & Ling, W. (2001, October). A novel 10-transistor low-power high-speed full adder cell. In 2001 6^th International Conference on Solid- State and Integrated Circuit Technology Proceedings, (Cat. No. 01EX443) (Vol. 2, pp. 1155-1158). IEEE. https://doi.org/10.1109/ICSICT.2001.982104

[8]. Khedhiri, C., Karmani, M., & Hamdi, B. (2012). A differential double pass transistor logic unit. International Journal of Computer Science Issues (IJCSI), 9(2), 351-354.

[9]. Kim, K., Das, K. K., Joshi, R. V., & Chuang, C. T. (2005). Leakage power analysis of 25-nm double-gate CMOS devices and circuits. IEEE Transactions on Electron Devices, 52(5), 980-986. https://doi.org/10.1109/ TED.2005.846317

[10]. Marković, D., Nikolić, B., & Oklobdžija, V. G. (2000). A general method in synthesis of pass-transistor circuits. Microelectronics Journal, 31(11-12), 991-998.

[11]. Morgenshtein, A., Fish, A., & Wagner, A. (2001, September). Gate-diffusion input (GDI)-a novel power efficient method for digital circuits: a design methodology. In Proceedings 14^th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No. 01TH8558) (pp. 39-43). IEEE. https://doi.org/10.1109/ ASIC.2001. 954670

[12]. Palinje, M. (2018). Comparative Analysis of Fine Based 1 Bit Full Adder for different Logic Styles. IOSR Journal of Engineering (IOSRJEN), 7, 13-18.

[13]. Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (2002). Digital Integrated Circuits (Vol. 2). Englewood Cliffs: Prentice Hall.

[14] . Ruiz, G. A. (1998). Evaluation of three 32-bit CMOS adders in DCVS logic for self-timed circuits. IEEE Journal of Solid-State Circuits, 33(4), 604-613. https://doi.org/ 10.1109/4. 663566

[15]. Saraswat, R., Akashe, S., & Babu, S. (2013, January). Designing and simulation of full adder cell using FINFET technique. In 2013 7^thInternational Conference on Intelligent Systems and Control (ISCO) (pp. 261-264). IEEE. https://doi.org/10.1109/ISCO.2013.6481159

[16]. Simsir, M. O., Bhoj, A., & Jha, N. K. (2010, June). Fault modeling for FinFET circuits. In 2010 IEEE/ACM International Symposium on Nanoscale Architectures (pp. 41-46). IEEE. https://doi.org/10.1109/NANOARCH. 2010.5510927

[17]. Wang, D., Yang, M., Cheng, W., Guan, X., Zhu, Z., & Yang, Y. (2009, May). Novel low power full adder cells in 180nm CMOS technology. In 2009 4^th IEEE Conference on Industrial Electronics and Applications (pp. 430-433). IEEE. https://doi.org/10.1109/ICIEA.2009.5138242

[18]. Yadav, S., & Dantre, R. (2015). Design And Analysis of FINFET Based High-Performance 1-BIT Half Adder-Half Subtractor Cell. International Journal of Advances in Electronics and Computer Science, 2(8), 122-126.

[19]. Zimmermann, R., & Fichtner, W. (1997). Low-power logic styles: CMOS versus pass-transistor logic. IEEE Journal of Solid-state Circuits, 32(7), 1079-1090. https://doi.org/ 10.1109/4. 597298

i-manager's Journal on Electronics Engineering (JELE)

Current Issue Vol. 14 Issue 2

Most Read

Most Cited

Volume 9 Issue 4 June - August 2019

High-Speed Double Multiplication Architecture for Parallel Multiplication using Mastrovito Multiplier

Amrutha R.* , U. B. Mahadevaswamy**

*Department of Electronics and Instrumentation Engineering, GSSS Institute of Engineering and Technology for Women, Mysuru, Karnataka, India. ** Department of Electronics and Communication Engineering, Sri Jayachamarajendra College of Engineering, Mysuru, Karnataka, India

Amrutha, R., & Mahadevaswamy, U. B. (2019). High-Speed Double Multiplication Architecture for Parallel Multiplication using Mastrovito Multiplier. i-manager's Journal on Electronics Engineering, 9(4), 1-11. https://doi.org/10.26634/jele.9.4.15284

Abstract

References

Full Article (HTML)

Pdf

Realization of a Narrow Beamwidth Scanning Technique of a Biological Target in Microwave Tomography

Deborsi Basu* , Kabita Purkait**

*_**Department of Electronics and Communication Engineering, Kalyani Government Engineering College, West Bengal, India.

Basu, D., & Purkait, K. (2019). Realization of a Narrow Beamwidth Scanning Technique of a Biological Target in Microwave Tomography. i-manager's Journal on Electronics Engineering, 9(4), 12-18. https://doi.org/10.26634/jele.9.4.16163

Abstract

References

Full Article (HTML)

Pdf

Design and Implementation of Solar Powered Automated Garbage Monitoring System

Pushpavathi M. R.* , Shashi Kumar D. M.**, Satish J.***, Sudha K. R.****, Manu D. K.*****

*_***** Department of Electronics and Communication Engineering, K. S. School of Engineering and Management, Bangaluru, Karnataka, India.

Pushpavathi, M. R., Kumar, S. D. M., Satish, J., Sudha, K. R., & Manu, D. K. (2019). Design and Implementation of Solar Powered Automated Garbage Monitoring System. i-manager's Journal on Electronics Engineering, 9(4), 19-24. https://doi.org/10.26634/jele.9.4.14915

Abstract

References

Full Article (HTML)

Pdf

Design Of Conformal Antenna

P. Jothilakshmi * , N. V. Laxmi Narayen **, G. Lokeshwaran***, K. S. Murugan****

*_****Department of Electronics and Communication Engineering, Sri Venkateswara College of Engineering, Chennai, Tamil Nadu, India.

Jothilakshmi, P., Narayen, N. V. L., Lokeshwaran, G., & Murugan, K. S. (2019). Design Of Conformal Antenna. i-manager's Journal on Electronics Engineering, 9(4), 25-31. https://doi.org/10.26634/jele.9.4.16241

Abstract

References

Full Article (HTML)

Pdf

Implementation of FinFET Based 1-Bit Full Adder

Priti Sahu* , Ravi Tiwari**

*_**Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Group of Institutions, CSVTU, Bhilai, Chattisgarh, India.

Sahu, P., & Tiwari, R. (2019). Implementation of FinFET Based 1-Bit Full Adder. i-manager's Journal on Electronics Engineering, 9(4), 32-42. https://doi.org/10.26634/jele.9.4.16251

Abstract

References

Full Article (HTML)

Pdf

*Department of Electronics and Instrumentation Engineering, GSSS Institute of Engineering and Technology for Women, Mysuru, Karnataka, India.

** Department of Electronics and Communication Engineering, Sri Jayachamarajendra College of Engineering, Mysuru, Karnataka, India

Pushpavathi M. R.* , Shashi Kumar D. M., Satish J., Sudha K. R., Manu D. K.

P. Jothilakshmi * , N. V. Laxmi Narayen , G. Lokeshwaran*, K. S. Murugan****