References
[1]. Anand, S., Amin, S. I., & Sarin, R. K. (2016). Analog
performance investigation of dual electrode based
doping-less tunnel FET. Journal of Computational
Electronics, 15(1), 94-103.
[2]. Bashir, F., Loan, S. A., Rafat, M., Alamoud, A. R. M., &
Abbasi, S. A. (2015). A high-performance source
engineered charge plasma-based Schottky MOSFET on
SOI. IEEE Transactions on Electron Devices, 62(10), 3357-
3364.
[3]. Chauhan, M. S., & Chauhan, R. K. (2017) (in press).
Performance Analysis of Junctionless Double Gate N-P-N
Impact Ionization MOS (JLDG-nIMOS) Transistor. Proc. of
AIP on Electrical, Electronics, Material and Applied
science, 2017.
[4]. Cheng, K., & Khakifirooz, A. (2016). Fully depleted SOI
(FDSOI) technology. Science China Information Sciences,
59(6), 061402.
[5]. Chiang, T. K. (2016). A Short-Channel-Effect-
Degraded Noise Margin Model for Junctionless Double-
Gate MOSFET Working on Subthreshold CMOS Logic
Gates. IEEE Transactions on Electron Devices, 63(8), 3354-
3359.
[6]. Colinge, J. P. (1989, December). Thin-film SOI
technology: The solution to many submicron CMOS
problems. In Electron Devices Meeting, 1989. IEDM'89.
Technical Digest., International (pp. 817-820). IEEE.
[7]. Colinge, J. P., Lee, C. W., Afzalian, A., Akhavan, N. D.,
Yan, R., Ferain, I., ... & Kelleher, A. M. (2010). Nanowire
transistors without junctions. Nature Nanotechnology,
5(3), 225.
[8]. Gnudi, A., Reggiani, S., Gnani, E., & Baccarani, G.
(2012). Analysis of threshold voltage variability due to
random dopant fluctuations in junctionless FETs. IEEE
Electron Device Letters, 33(3), 336-338.
[9]. Hueting, R. J., Rajasekharan, B., Salm, C., & Schmitz,
J. (2008). The charge plasma PN diode. IEEE electron
Device Letters, 29(12), 1367-1369.
[10]. International Technology Roadmap for
Semiconductors 2.0 (2015) . Retrieved from
https://www.semiconductors.org/clientuploads/Research
_Technology/ITRS/2015/0_2015%20ITRS%202.0%20Exec
utive%20Report%20(1).pdf
[11]. Jenifer, I., Vinodhkumar, N., & Srinivasan, R. (2016,
November). Optimization of Bulk Planar Junctionless
Transistor using Work function, Device layer thickness and
Channel doping concentration with OFF Current
constraint. In Green Engineering and Technologies (ICGET),
2016 Online International Conference on (pp. 1-3).
IEEE.
[12]. Kale, S., & Kondekar, P. N. (2017). Design and
Investigation of Dielectric Engineered Dopant
Segregated Schottky Barrier MOSFET With NiSi
Source/Drain. IEEE Transactions on Electron Devices,
64(11), 4400-4407.
[13]. Kilchytska, V., Flandre, D., & Andrieu, F. (2012,
September). On the UTBB SOI MOSFET performance
improvement in quasi-double-gate regime. In Solid-State
Device Research Conference (ESSDERC), 2012
Proceedings of the European (pp. 246-249). IEEE.
[14]. Kranti, A., & Armstrong, G. A. (2006). Engineering
source/drain extension regions in nanoscale double gate
(DG) SOI MOSFETs: Analytical model and design
considerations. Solid-State Electronics, 50(3), 437-447.
[15]. Kumar, M. J., & Janardhanan, S. (2013). Doping-less
tunnel field effect transistor: Design and investigation. IEEE
Transactions on Electron Devices, 60(10), 3285-3290.
[16]. Kumar, M. J., Maheedhar, M., & Varma, P. P. (2015).
Junctionless biristor: A bistable resistor without chemically
doped PN junctions. IEEE Journal of the Electron Devices
Society, 3(4), 311-315.
[17]. Lahgere, A., & Kumar, M. J. (2017). The charge
plasma npn impact ionization MOS on FDSOI technology:
Proposal and analysis. IEEE Transactions on Electron
Devices, 64(1), 3-7.
[18]. Lemnios, Z. J., & Gabriel, K. J. (1994, October). A
strategy for low power electronics. In Low Power
Electronics, 1994. Digest of Technical Papers., IEEE
Symposium (pp. 83-83). IEEE.
[19]. Leung, G., & Chui, C. O. (2012). Variability impact of
random dopant fluctuation on nanoscale junctionless
FinFETs. IEEE Electron Device Letters, 33(6), 767-769.
[20]. Mishra, V. K., & Chauhan, R. K. (2017). Performance
Analysis of Fully Depleted SOI Tapered Body Reduced
Source (FD-SOI TBRS) MOSFET for Low Power Digital
th Applications. In Proceedings of the 5 International
Conference on Frontiers in Intelligent Computing: Theory
and Applications (pp. 361-368). Springer, Singapore.
[21]. Mishra, V. K., & Chauhan, R. K. (2017). Performance
Analysis of Modified Source and Tunnel Diode Body
Contact Based Fully-Depleted Silicon-on-Insulator
MOSFET for Low Power Digital Applications. Journal of Nanoelectronics and Optoelectronics, 12(1), 59-66.
[22]. Parihar, M., Ghosh, D., & Kranti, A. (2013). Single
transistor latch phenomenon in junctionless transistors.
Journal of Applied Physics, 113(18), 184503.
[23]. Rahou, F. Z., Bouazza, A. G., & Bouazza, B. (2016).
Performance Improvement of Pi-gate SOI MOSFET
Transistor using High-k Dielectric with Metal Gate. IETE
Journal of Research, 62(3), 331-338.
[24]. Rajasekharan, B., Hueting, R. J., Salm, C., van
Hemert, T., Wolters, R. A., & Schmitz, J. (2010). Fabrication
and characterization of the charge-plasma diode. IEEE
Electron Device Letters, 31(6), 528-530.
[25]. Ramaswamy, S., & Kumar, M. J. (2014). Junctionless
impact ionization MOS: Proposal and investigation. IEEE
Transactions on Electron Devices, 61(12), 4295-4298.
[26]. Sahu, C., & Singh, J. (2014). Charge-plasma based
process variation immune junctionless transistor. IEEE
Electron Device Letters, 35(3), 411-413.
[27]. Silvaco International. (2015). ATLAS User's Manual:
Device Simulation Software. Silvaco International, Santa
Clara.
[28]. Wagaj, S. C., Mulmane, S., Chavan, Y. V., & Patil, S.
(2016, December). Nanoscale fully depleted EJ-SOI
junctionless MOSFET for enhanced analog performance.
In Advances in Electronics, Communication and
Computer Technology (ICAECCT), 2016 IEEE International
Conference on (pp. 86-90). IEEE.
