i-manager Publications

i-manager's Journal on Electronics Engineering (JELE)

Current Issue Vol. 15 Issue 1

Most Cited

Volume 2 Issue 3 March - May 2012

Research Paper

Secure Data Transmission Using Audio Steganography

K. Sakthisudhan* **

* Assistant Professor, Bannari Amman Institute of Technology, Anna University, India.

Senior Lecturer, Bajrang Engineering College, Anna University, India.

* P.G Scholar, Bannari Amman Institute of Technology, Anna University, India.

**** Professor & Head of CSE, Bannari Amman Institute of Technology, Anna University, India.

K. Sakthisudhan, S. Gayathri Priya, P. Prabhu and P. Thangaraj (2012). Secure Data Transmission Using Audio Steganography. i-manager’s Journal on Electronics Engineering, 2(3), 1-6. https://doi.org/10.26634/jele.2.3.1763

Abstract

In present day to day life, effective data hiding methods are needed due to attack made on data communication. This paper presents the technique for the above requirement. In this proposed method, secret message in the form of audio file is embedded within another carrier audio file (. wav) .In the transmitter end the output will be similar to the carrier with a secret message embedded inside. The hacker will be blinded by the transmitted signal. At the receiver end the original message can be retrieved without any loss. The entire proposed system is simulated and their corresponding waveforms prove the effectiveness of this method.

References

[1]. Gopalan, K., (2003). "Audio steganography using bit modification", IEEE International Conference on Acoustics, Speech and Signal Processing, Page(s): II - 421- 4 Vol.2.

[2]. Muhammad Asad, Junaid Gilani, Adnan Khalid (2011). “An Enhanced Least Significant Bit Modification Technique for Audio Steganography”, International Conference on Computer Networks and Information Technology (ICCNIT), pages 143-147.

[3]. Zamani, M., Manaf, A, Ahmad, R.B., Jaryani, F., Taherdoost, H., Zeki, AM., (2009). "A secure audio steganography approach", International Conference for Internet Technology and Secured Tmnsactions, Page(s): 1 -6.

[4]. Kaliappan Gopalan, (2009). "A Unified Audio and Image Steganography by Spectrum Modification", International Conference on Industrial Technology, Page(s): 1 – 5

[5]. Raja K B, Chowdary C R, Venugopal K R, Patnaik L M (2005). “A Secure Image Steganography using LSB, DCT and Compression Techniques on Raw Images”IEEE International Conference on Session B-image Signal Processing.

[6]. Hossein Malekmohamadi and Shahrokh Ghaemmaghami (2009). ”Reduced Complexity Enhancement of Steganalysis Of LSB-Matching Image Steganography” IEEE/ACS, International Conference on Computer System and Applications.

[7]. Balagi R, Naveen G (2011). “Secure Data Transmission Using Video Steganography ”, IEEE International Conference on Electro/Information Technology (EIT).

[8]. Andrew D. Ker, (2007). “Steganalysis of Embedding in Two Least-Significant Bits” IEEE Transactions on Information Forensics and Security, Vol. 2, No. 1, march.

[9]. M.D. Swanson, M. Kobayashi, and A.H. Tewfik, (1998). “multimedia data embedding and watermarking technologies” Proc, IEEE Vol.86,pp. 1064-1087, June.

[10]. L.M. Marvel, C.G. Boncelet, Jr. and C.T. Retter, (1999). “spread spectrum image steganography” IEEE Trans Image Proc, Vol.8,pp. 1075-1083.

[11]. K. Gopalan, S. Wenndt and D. Haddad, (2007). “ Steganographic method for covert audio communications,” U.S. Patent 7 231 271, June 12.

[12]. Avcibas I., Memon N. and Sankur B. (2003). “Steganalysis using image quality metrics”. IEEE Transactions on Image Processing, Vol. 12, pp. 21- 229, Feb.

[13]. Voloshynovskiy, S. V., et al., (2002). “StegoWall: Blind Statistical Detection of Hidden Data,”, Proceedings of Electronic Imaging 2002, Security and Watermarking of Multimedia Contents IV, San Jose, CA, January , pp. 57–68.

Full Article (HTML)

Pdf

Research Paper

FIR Filter Approach for Gene Prediction

Renu Sharma* , Neeraj Sharma*

* Assistant Professor, Dept of ECE, R.P. Inderaprastha Institute of Tech, Haryana, India.

Assistant Professor, Dept of ECE, Maharishi, Markaneshwar Engineering College, Mullana, India.

* Assistant Professor, Dept of Mechanical Engineering, R.P. Inderaprastha Institute of Tech, Bastara, Karnal, Haryana, India.

Renu Sharma, Ajay Kaushik and Neeraj Sharma (2012). FIR Filter Approach For Gene Prediction. i-manager’s Journal on Electronics Engineering, 2(3), 8-15. https://doi.org/10.26634/jele.2.3.1764

Abstract

Gene prediction is a very challenging problem in the field of medical science. Gene constitute of exons and introns. Exons are responsible for encoding of proteins. The main target of gene prediction is to identify the exons. Gene identification can be done on the basis of property of codon structure that exons exhibits period-3 behavior. To identify the period-3 property, signal processing is used which uses numerical indicator sequences to process the data. This is the reason to convert the characters sequences of DNA sequences into numerical sequences (Binary indicator sequence, paired indicator sequence, real indicator sequence) and then pass through the FIR filter. The present research shows that the FIR filter gives accurate results for selected frequency range.

References

[1]. Achuthsankar S. Nair and T. Mahalakshmi. (2006). “Are categorical periodograms and indicator sequences of genomes spectrally equivalent?”, Silico Biology, Vol. 6, pp.215-222.

[2]. D. Anastassiou, (2000). “Frequency-domain analysis of bimolecular sequences”. Oxford University Press, Bioinformatics, Vol. 16, pp.1073-1081.

[3]. D. Anastassiou, (2001). “Genomic signal processing”, IEEE Signal Processing Magazine, Vol. 18, pp.8–20.

[4]. E. Ambikairajah, J. Epps, and M. Akhtar, (2005). “Gene and exon prediction using time-domain algorithms”, IEEE 8th Int. Symp. On Sig. Proc. and its App., pp.199-202.

[5]. Korenberg Michael J., Edward D. Lipson, James R. Green and Jerry E. Solomon, (2002). “Parallel cascade recognition of exon and intron DNA sequences”, Annals of Biomedical Engineering, Vol. 30, pp.129-140.

[6]. Ahmad Muneer, Azween Abdullah and Khalid Burraga, (2010). “Optimal nucleotides range estimation in diffused intron-exon noise”, World Applied Sciences Journal, Vol. 11, pp. 178-183.

[7]. Ahmad Muneer, Azween Abdullah and Khalid Buragga, (2011). “A novel optimized approach for gene identification in DNA sequences”, Journal of Applied Sciences, Vol. 11, pp. 806-814,

[8]. Akhtar, M., Ambikairajah, E., Epps, J., (2008). “Optimizing period-3 methods for eukaryotic gene prediction”, In Proc. IEEE ICASSP, Vol. 18, pp.621-624.

[9]. Hota, M.K.; Srivastava, V.K., (2008). “DSP technique for gene and exon prediction taking complex indicator sequence”. IEEE TENCON, Vol. 1, pp.1-6.

[10]. Akhtar Mahmood, Julien Epps, and Eliathamby Ambikairajah, (2008). “Signal processing in sequence analysis: advances in eukaryotic gene prediction”, IEEE Journal of Signal Processing, Vol. 2, pp.310-321.

[11]. P. P. Vaidyanathan, Byung-Jun Yoon, (2002). “Gene and exon prediction using allpass-based filters”, IEEE GENSIPS (Raleigh, NC, USA), Vol.3, pp.1725-1728.

[12]. P. P. Vaidyanathan and B. J. Yoon, (2002). “Digital Filters for Gene Prediction Applications,” IEEE Asilomar on Signals, Systems, and Computers, Monterey, pp. 306- 310, November.

[13]. P.P. Vaidyanathan, (2004). “Genomics and proteomics: a signal processor's tour” IEEE Circuits and Systems Magazine, Vol. 4, pp.6-29.

[14]. Rao N. and S.J. Shepherd, (2004). “Detection of 3- periodicity for small genomic sequences based on AR technique”, International Conference on communications, Circuits and Systems, ICCCAS, Vol.2, pp.1032-1036.

[15]. Sahu Sitanshu Sekhar and Ganapati Panda, (1998). “An efficient signal processing approach in eukaryotic gene Prediction”, IEEE Signal Processing, Vol.43, pp.1-12.

[16]. Fox T.W. and A.Carreira, (2004). “A digital signal processing method for gene prediction with improved noise suppression”, EURASIP Journal on Applied Signal Processing, Vol.1, pp.108-114.

[17]. Tomar Vikrant, Dipesh Gandhi, C. Vijaykumar, (2008). “Digital signal processing for gene prediction”, pp.1-5.

[18]. Sharma Renu and Ajay Kaushik, (2011). “Gene prediction: a review”, International Journal of Engineering Research and Applications (IJERA), Vol.1, pp.1436-1440.

[19]. You Zhou, Yanchun Liang, Chengquan Hu, Liupu Wang, Xiaohu Shi, (2008). “An artificial neural network method for combining gene prediction based on equitable weights”, Neurocomputing, Vol.71, pp. 538- 543.

[20]. Chris Burge, Samuel Karlin (1997). “Prediction of complete gene structures in human genomic DNA”, Journal of Molecular Biology, Vol.268, pp.78-94.

[21]. Gordon Gremme, Volker Brendel, Michael E. Sparks, Stefan Kurtz, (2005). “Engineering a software tool for gene structure prediction in higher organisms “,Information and Software Technology, Vol.47, pp. 965-978.

[22]. Feng-Biao Guo, Xiu-Juan Yu, (2007). “Re-prediction of protein-coding genes in the genome of Amsacta moorei entomopoxvirus”, Journal of Virological Methods, Vol.146, pp.389-392,

[23]. Yudong Cai, Peer Bork, (1998). “Homology-Based Gene Prediction Using Neural Nets”, Analytical Biochemistry, Vol.265, pp.269-274.

[24]. Achuthsankar S. Nair and Sivarama Pillai Sreenadhan. (2006). A coding measure scheme employing electron-ion interaction pseudo potential (EIIP). Bioinformation, Vol.6, pp.197-202.

[25]. P.D.Cristea, (2002). “Conversion of nucleotides sequences into genomic signals” J Cell. Mol. Med., Vol.6, pp.279-303,

[26]. Tiwari S., S.Ramachandran and A.Bhattachalya A., (1997). “Prediction of probable gene by fourier analysis of genomic sequences”, CABIOS, Vol.13, pp.263-270.

Full Article (HTML)

Pdf

Research Paper

Harmonic Optimization of Multilevel Inverters Using Hybrid GA/PSO

Surya Kalavathi M* **

- Department of Electrical & Electronics Engineering, Vivekananda College of Technology for women, Namakkal, Tiruchengode.

Department of Electrical & Electronics Engineering, Bannari Amman Institute of Technology, Erode, Sathyamangalam.

S. Suriyakala, K. Mahendran and B. Indhumathy (2012). Harmonic Optimization Of Multilevel Inverters Using Hybrid GA/PSO. i-manager’s Journal on Electronics Engineering, 2(3), 16-21. https://doi.org/10.26634/jele.2.3.1765

Abstract

This paper presents Hybrid GA/PSO optimization (HGAPSO) technique applied to determine the switching angles of a cascaded multilevel inverter. This technique eliminates specified higher order harmonics while maintaining the required fundamental voltage. This technique can be applied to multilevel inverters with any number of levels. As an example, in this paper an eleven-level inverter is considered and the optimum switching angles are calculated offline to eliminate the 5th, 7th, 11th and 13th order harmonics. The simulation is carried out in MATLAB/Simulink package. Results show that the proposed method does effectively eliminate a great number of specific harmonics and the output voltage is resulted in low total harmonic distortion (THD).

References

[1]. J. Rodríguez, J. Lai, & F. Peng, (2002). “Multilevel inverters: A survey of topologies, controls and applications,” IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724–738, Aug.

[2]. J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. Portillo Guisado, M. A. M. Prats, J. I. Leon, and N.Moreno-Alfonso, (2006). “Power-electronic systems for the grid integration of renewable energy sources: A survey,” IEEE Trans. Ind. Electron., Vol. 53, No. 4, pp. 1002–1016, Jun.

[3]. Y. Cheng, C. Qian, M. L. Crow, S. Pekarek, & S. Atcitty, (2006). “A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage,” IEEE Trans. Ind. Electron., Vol. 53, No. 5, pp. 1512–1521, Oct.

[4]. L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, (2008). “The age of multilevel converters arrives,” IEEE Ind. Electron. Mag., Vol. 2, No. 2, pp. 28–39, Jun.

[5]. P. W. Hammond, (1997). “A new approach to enhance power quality for medium voltage AC drives,” IEEE Trans. Ind. Appl., Vol. 33, No. 1, pp. 202–208, Jan./Feb.

[6]. A. J. Visser, J. H. R. Enslin, and H. T. Mouton, (2002). “Transformerless series sag compensation with a cascaded multilevel inverter,” IEEE Trans. Ind.Electron., Vol. 49, No. 4, pp. 824–831, Aug.

[7]. M. Malinowski, K. Gopakumar, J. Rodriquez, and M. Perez, (2010). “A survey on cascaded multilevel inverters,” IEEE Trans. Ind. Electron., Vol. 57, No. 7, pp. 2197–2206, Jul.

[8] L. M. Tolbert, F. Z. Peng, T. Cunnyngham, and J. N. Chiasson, (2002). “Charge balance control schemes for cascademultilevel converter in hybrid electric vehicles,” IEEE Trans. Ind. Electron., Vol. 49, No. 5, pp. 1058–1064, Oct.

[9]. D. G. Holmes and T. A. Lipo, (2003). “Pulse Width Modulation for Power Converters”. Piscataway, NJ: IEEE Press.

[10]. S. Kouro, J. Rebolledo, & J. Rodriguez, (2007). “Reduced switching-frequency modulation algorithm for high-power multilevel inverters,” IEEE Trans.Ind. Electron., Vol. 54, No. 5, pp. 2894–2901, Oct.

[11] . H. S. Patel & R. G. Hoft, (1973). “Generalized harmonic elimination and voltage control in thyristor inverters: Part I—Harmonic elimination,” IEEE Trans .Ind. Appl., Vol. IA-9, No. 3, pp. 310–317, May/Jun.

[12]. H. S. Patel and R. G. Hoft, (1974). “Generalized harmonic elimination and voltage control in thyristor inverters: Part II—Voltage control technique,” IEEE Trans. Ind. Appl., Vol. IA-10, No. 5, pp. 666–673, Sep./Oct.

[13]. W. Fei, X. Du, and B. Wu, (2010). “A generalized halfwave symmetry SHE-PWM formulation for multilevel voltage inverters,” IEEE Trans .Ind. Electron., Vol. 57, No. 9, pp. 3030–3038, Sep.

[14]. P. N. Enjeti, P. D. Ziogas, and J. F. Lindsay, (1990). “Programmed PWM techniques to eliminate harmonics: A critical evaluation,” IEEE Trans. Ind. Appl., Vol. 26, No. 2, pp. 302–316, Mar./Apr.

[15] . J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du, (2003). “Real-time computer control of a multilevel converter using the mathematical theory of resultant,” Math. Comput. Simul., Vol. 63, No. 3–5, pp. 197–208.

[16] . J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du, (2005). “The use of power sums to solve the harmonic elimination equations for multilevel converters,” EPE J., Vol. 15, No. 1, pp. 19–27, Feb.

[17] . L. M. Tolbert, J. N. Chiasson, K. McKenzie, and Z. Du, (2003). “Elimination of harmonics in a multilevel converter with non equal DC sources,” In Proc. IEEE Appl. Power Electron. Conf., Miami, FL, Feb. 9–13, pp. 589–595.

[18]. Y. Liu, H. Hong, and A. Q. Huang, (2009). “Real-time calculation of switching angles minimizing THD for multilevel inverters with step modulation,” IEEE Trans. Ind. Electron., Vol. 56, No. 2, pp. 285–293, Feb.

[19] . Y. Liu, H. Hong, and A. Q. Huang, (2009). “Real-time algorithm for minimizing THD in multilevel inverters with unequal or varying voltage steps under staircase modulation,” IEEE Trans. Ind. Electron., Vol. 56, No. 6, pp. 2249–2258, Jun.

[20]. B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, (2005). “Harmonic optimization of multilevel converters using genetic algorithms,” IEEE Power Electron. Lett., Vol. 3, No. 3, pp. 92–95, Sep.

[21]. H. Taghizadeh and M. Tarafdar Hagh, (2008). “Harmonic elimination of multilevel inverters using particle swarm optimization,” In Proc. IEEE Int. Symp. Ind. Electron., pp. 393–396.

[22]. J. Kennedy and R. Eberhart, (1948). “Particle swarm optimization,” In Proc. IEEE Int. Conf. Neural Netw., 1995, 1948.Vol. 4, pp. 1942–1948.

[23]. M. Clerc and J. Kennedy, (1998). “The particle swarm: Explosion, stability and convergence in a multidimensional complex space,” IEEE Trans. Evol. Comput., Vol. 2, No. 3, pp. 91–96, Jun.

[24]. J. Kennedy and R. Eberhart, (2001). Swarm Intelligence. San Mateo, CA: Morgan Kaufmann.

[25] . Taghizadeh.H, Tarafdar Haugh. M, (2010). “Harmonic Elimination of Cascade Multilevel Inverters with Non-equal DC Sources Using Particle Swarm Optimization,” IEEE Trans. Ind. Electron., Vol. Issue:99, pp 1-1,Feb.

[26]. R. Eberhart, and Y. Shi, (1998). “Comparison between Genetic Algorithms and Particle Swarm Optimization,” In Proceedings of the 7th Annual Conference on Evolutionary Programming”, pp. 611 – 619.

[27] . S. J. Habib, and B. S. Al-kazemi, (2005). “Comparative study between the internal behavior of GA and PSO through problem-specific distance functions,” In Proceedings of Congress on Evolutionary Computation” 2005, pp. 2190 – 2195.

Full Article (HTML)

Pdf

Research Paper

Low Power Reconfigurable VLSI Architecture For FIR Filters

S. Karthick* , Nirmal Kumar, S.Valarmathy*

-- Department of Electronics & Communication Engineering, Bannari Amman Institute of Technology, Sathyamangalam, India.

S. Karthick, R.Nirmal Kumar and S.Valarmathy (2012). Low Power Reconfigurable VLSI Architecture For FIR Filters. i-manager’s Journal on Electronics Engineering, 2(3), 22-29. https://doi.org/10.26634/jele.2.3.1766

Abstract

Reconfigurability and low complexity are the two key requirements of finite impulse response (FIR) filters. Two new efficient reconfigurable architectures namely constant shift method (CSM) and programmable shift method (PSM) of low complexity are used for design of higher order finite impulse response (FIR) filters. The FIR filter architecture is capable of operating for different wordlength filter coefficients without any overhead in hardware circuitry. The CSM results in higher speed whereas the PSM results in lower area. These methods are based on the binary common subexpression elimination (BCSE) algorithm using canonical signed digit (CSD) representation of coefficients. The CSD representation is widely used in implementing multiple constant multiplication because it guarantees the least number of additions for a given constant multiplication. Hence the CSM architecture is used for high speed applications and the PSM architecture is used in applications where area and power have to be minimized. The experimental results are synthesized and major parameters like area , delay, power are compared for both CSM and PSM architecture using Xilinx ISE 8.1tool.

References

[1]. R. Mahesh and A. P. Vinod, (2010). “New reconfigurable architectures3 for implementing filters with low complexity,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., Vol. 29, No. 2, pp. 275–288, Feb.

[2]. R. I. Hartley, (1996). “Subexpression sharing in filters using canonic signed digit multipliers,” IEEE Trans. Circuits Syst. II, Vol. 43, No. 10, pp. 677–688,Oct.

[3]. R. Pasko, P. Schaumont, V. Derudder, S. Vernalde, and D. Durackova, (1999). “A new algorithm for elimination of common subexpressions,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 18, No. 1, pp. 58–68, Jan.

[4]. M. M. Peiro, E. I. Boemo, and L. Wanhammar, (2002). “Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm,” IEEE Trans. Circuits Syst. II, Vol. 49, No. 3, pp. 196–203, Mar.

[5]. R. Mahesh and A. P. Vinod, (2008). “A new common subexpression elimination algorithm for realizing low complexity higher order digital filters,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 27, No. 2, pp. 217–219, Feb.

[6]. R. Mahesh and A. P. Vinod, (2006). “Reconfigurable low complexity FIR filters for software radio receivers,” in Proc. 17th IEEE Int. Symp. Personal Indoor Mobile Radio Commun. (PIMRC), Helsinki, Finland, Sep. pp. 1–5.

[7]. S. S. Demirsoy, I. Kale, and A. G. Dempster, (2004). “Efficient implementation of digital filters using novel reconfigurable multiplier blocks,” in Proc. 38th Asilomar Conf. Signals Syst. Comput., Vol. 1.Nov. pp. 461– 464.

[8]. K. H. Chen and T. D. Chiueh, (2006). “A low-power digitbased reconfigurable FIR filter,” IEEE Trans. Circuits Syst. II, Vol. 53, No. 8, pp. 617–621, Aug.

[9]. T. Zhangwen, J. Zhang, and H. Min, (2002). “A highspeed, programmable, CSD coefficient FIR filter,” IEEE Trans. Consumer Electron., Vol. 48, No. 4, pp. 834–837, Nov.

Full Article (HTML)

Pdf

Research Paper

Investigations of Current Mechanisms and Electronic Properties of Schottky Barrier Diode

Wagah F. Mohamad* **

* Communications & Electronics, Department of Faculty Engineering, Philadelphia University, Amman, Jordan.

Wagah F. Mohammad and Nada Nabil Khatib (2012). Investigations Of Current Mechanisms And Electronic Properties Of Schottky Barrier Diode. i-manager’s Journal on Electronics Engineering, 2(3), 30-36. https://doi.org/10.26634/jele.2.3.1767

Abstract

The energy band diagram and space charge regions of Schottky barrier (SB) solar cells are different from normal pn solar cells. Many facts and theories must be studied and developed to assist understanding and implementing SB solar cells. Few samples of SB devices were prepared by thermal deposition under vacuum then tested and studied carefully. An interfacial layer was introduced between metal and semiconductor. I-V and C—V are measured, drawn and discussed in details. The current transportation mechanism of the prepared samples is found to be of thermal mechanism type. The current transportation depends on the potential barrier height. From C— V characteristics, it is found that the potential barrier height is decreased as the interfacial oxide becomes thicker.

References

[1]. M. P. Lepslter and S. M. Zse, (1968). "Silicon Schottky Barrier Diode with Near – Ideal I-V Characteristic", Bell. System. Tech. J., Vol. 47, 195.

[2]. M. J. Turner and E. H. Rhoderick, (1968). “Metal-Silicon Schottky Barriers", Solid-State Electronics, Vol. 11, 291.

[3]. J. I. Lee, J. Brini and C. A. Dimitriadis, (1998). " Simple Parameter Extraction Methods for Non-Ideal Schottky Barrier Diodes", Electronics Letters, Vol. 34 (12), 268.

[4]. D. R. Lillington and W. G. Townsend, (1976). "Effect of Interfacial Oxide layers on the performance of Silicon Schottky Barrier Diodes Solar Cell”, Appl. Phys. Let., Vol. 26 (2), 97.

[5]. A. Ghosh, C. Fishman, and T. Feng, (1978). "SnO2/Si Solar Cell Heterostructure or Schottky- Barrier or MIS-Type Device", J. Appl. Phys., Vol. 49 (6), 3490.

[6] N. Li, K. Lee, C. K. Renshaw, X. Xiao and S. R. Forrest, (2011). "Improved power conversion efficiency of InP solar cells using organic window layers", Appl. Phys. Lett. Vol. 98, doi:10.1063/1.3549692.

[7]. S. Rajaputra, G. Sagi and V. P. Singh, (2009). "Schottky diode solar cells on electro deposited copper Phthalocyanine films", Solar Energy Materials and Solar Cells, Vol. 93, No.10, pp.60-64.

[8]. S. V. Averin, (1996). “Fast-Response Photo-detectors with a Large Active Area, Based on Schottky-Barrier Semiconductor Structure", Kvantovaya Electronika, Vol. 23(3), 284.

[9]. W. F. Mohamad, A. AbuHajar and A. N. Saleh, (2006). ” Effect of Oxide Layers and Metals on Photoelectric and Optical Properties of Schottky Barrier Photodetector “, Renewable Energy Journal, Vol.31 (10),P--, July.

[10] S. M. Shaban, N. M. Saeed and R. M. S. AL-Haddad, (2011). "Fabrication and study zinc sulfide schottky barrier detectors", Indian Journal of Science and Technology , Vol. 4, No. 4, pp.384-386.

[11]. Y. G. Goldberg, (1999). "Topical Review: Semiconductor Near-Ultraviolet Photo-electronics", Semiconductor Science and Technology, Vol. 14, R41.

[12]. W. Monch, (1996). "Electronic Properties of Ideal and Interface-Modified Metal-Semiconductor Interface", J. Vac. Techno. B, Vol. 14(4), 2985.

[13] H. A. guas, E. Fortunato and, R. Martins, (2002). "Role of the I layer surface properties on the performance of a- Si:H Schottky barrier photodiodes", Sensors and Actuators Vol. A 99, pp. 220–223.

[14] . E. H. Rhoderick, (1978). “Metal-Semiconductor Contact", Oxford University Press.

[15]. H. C. Card, E. H. Rhoderick, (1971). " Studies of Tunnel MOS Diodes: Part- I-Interface Effects in Silicon Schottky Diodes", J. Phys. D: Appl. Phys., Vol. 4, 1539.

[16]. M. A. Lampert and P. Mark, (1970). “Current Injection in Solids", Academic Press, New York and London.

[17]. D. Dascalu, (1977). "Electronic Processes in Unipolar Solid-state Device", Abacus Press.

[18]. S. M. Sze, (1969). “Physics of Semiconductor devices", John Wiley and Sons.

[19]. O. Güllü, S. Aydogan and A. Türüt, (2012). "High barrier Schottky diode with organic interlayer", Solid State Communications, Vol.152, pp. 381–385.

Full Article (HTML)

Pdf

Research Paper

Parametric Influence on Noise in High Electron Mobility Transistor LNA

V. J. K. Kishor* , Kannan .V**

* Research Scholar, Sathyabama University, Chennai, India.

** Principal, Jeppiaar Institute of Technology, Sri Perumpdur, India.

V.J.K. Kishor Sonti and V. Kannan (2012). Parametric Influence On Noise In High Electron Mobility Transistor LNA. i-manager’s Journal on Electronics Engineering, 2(3), 37-42. https://doi.org/10.26634/jele.2.3.1768

Abstract

In this paper, parametric influence on noise in HEMT LNA designed using FR4 substrate was analyzed. At higher frequencies of operation high electron mobility transistor designs are often influenced by shot noise and this shot noise is depended on different parameters of the device. This design is carried out at a centre frequency of 5.8GHz and critical parameters like gate resistance, transconductance; gate source biasing values influence on noise immunity of this design is analyzed in the frequency range of 1GHz to 10GHz. Variation of Maximum Gain and Noise Figure w.r.t to frequency were obtained for different parametric values. Obtained results had given better understanding of the noise influence on the design performance under different constraints pertained to parameter variation. These observations are in greater agreement with the theoretical facts. This work is carried out using ADS simulation software.

References

[1]. Hasina F. Huq, Syed K. Islam,(2005), “Self-Aligned AlGaN/GaN MODFET with Liquid Phase Deposited Oxide Gate forMicrowave Power Applications ”, IEEE, Department of Electrical and Computer Engineering, The University of Tennessee.

[2]. Mark C. Lau, (1997). “Small Signal Equivalent Circuit Extraction From A Gallium Arsenide Mesfet Device”, Virginia Polytechnic Institute and State University.

[3]. Peter J. Rudge, Robert E. Miles, Michael B. Steer, Fellow, IEEE, and Christopher M. Snowden, Fellow, (2001). “Investigation Into Intermodulation Distortion in HEMTs Using a Quasi-2-D Physical Model”, IEEE transactions on microwave theory and techniques, Vol. 49, no. 12,. December.

[4]. Aucoin.L, HEMTs and PHEMTs, parts.jpl.nasa.gov/ mmic/3-IV.PDF.

[ 5 ] . Va n Z e g h b r o e c k . B , ( 2 0 1 1 ) . P r i n c i p l e s o f semiconductor devices, ecee.colorado.edu/~bart/ book/book/chapter3/pdf/ch3_6.pdf.

[6]. Hang Hualiang, (2004). The Design of Low Noise Amplifier Using ADS, December 22.

[7]. Jinwook Burm_ and Soo-Woong Lee. (2000). ”Small Signal Equivalent Circuit Model for III-nitride MODFET's with Large Ohmic Contacts”, Journal of the Korean Physical Society, Vol. 37, No. 3 , pp. 313_318, 121-742. September.

[8]. Marcel N. Tutt, Roberto Menozzi & Dimitris Pavlidis, (1993). “Characterization of MESFET and MODFET Microwave Properties Utilizing Drain Noise Current”. IEEE MTT-SDigest.

[9]. www.wikipedia.org

i-manager's Journal on Electronics Engineering (JELE)

Current Issue Vol. 15 Issue 1

Most Read

Most Cited

Volume 2 Issue 3 March - May 2012

Secure Data Transmission Using Audio Steganography

K. Sakthisudhan* **

K. Sakthisudhan, S. Gayathri Priya, P. Prabhu and P. Thangaraj (2012). Secure Data Transmission Using Audio Steganography. i-manager’s Journal on Electronics Engineering, 2(3), 1-6. https://doi.org/10.26634/jele.2.3.1763

Abstract

References

Full Article (HTML)

Pdf

FIR Filter Approach for Gene Prediction

Renu Sharma* **, Neeraj Sharma***

Renu Sharma, Ajay Kaushik and Neeraj Sharma (2012). FIR Filter Approach For Gene Prediction. i-manager’s Journal on Electronics Engineering, 2(3), 8-15. https://doi.org/10.26634/jele.2.3.1764

Abstract

References

Full Article (HTML)

Pdf

Harmonic Optimization of Multilevel Inverters Using Hybrid GA/PSO

Surya Kalavathi M* **

*-** Department of Electrical & Electronics Engineering, Vivekananda College of Technology for women, Namakkal, Tiruchengode. *** Department of Electrical & Electronics Engineering, Bannari Amman Institute of Technology, Erode, Sathyamangalam.

S. Suriyakala, K. Mahendran and B. Indhumathy (2012). Harmonic Optimization Of Multilevel Inverters Using Hybrid GA/PSO. i-manager’s Journal on Electronics Engineering, 2(3), 16-21. https://doi.org/10.26634/jele.2.3.1765

Abstract

References

Full Article (HTML)

Pdf

Low Power Reconfigurable VLSI Architecture For FIR Filters

S. Karthick* , Nirmal Kumar**, S.Valarmathy***

*-**-*** Department of Electronics & Communication Engineering, Bannari Amman Institute of Technology, Sathyamangalam, India.

S. Karthick, R.Nirmal Kumar and S.Valarmathy (2012). Low Power Reconfigurable VLSI Architecture For FIR Filters. i-manager’s Journal on Electronics Engineering, 2(3), 22-29. https://doi.org/10.26634/jele.2.3.1766

Abstract

References

Full Article (HTML)

Pdf

Investigations of Current Mechanisms and Electronic Properties of Schottky Barrier Diode

Wagah F. Mohamad* **

* Communications & Electronics, Department of Faculty Engineering, Philadelphia University, Amman, Jordan.

Wagah F. Mohammad and Nada Nabil Khatib (2012). Investigations Of Current Mechanisms And Electronic Properties Of Schottky Barrier Diode. i-manager’s Journal on Electronics Engineering, 2(3), 30-36. https://doi.org/10.26634/jele.2.3.1767

Abstract

References

Full Article (HTML)

Pdf

Parametric Influence on Noise in High Electron Mobility Transistor LNA

V. J. K. Kishor* , Kannan .V**

* Research Scholar, Sathyabama University, Chennai, India. ** Principal, Jeppiaar Institute of Technology, Sri Perumpdur, India.

V.J.K. Kishor Sonti and V. Kannan (2012). Parametric Influence On Noise In High Electron Mobility Transistor LNA. i-manager’s Journal on Electronics Engineering, 2(3), 37-42. https://doi.org/10.26634/jele.2.3.1768

Abstract

References

Full Article (HTML)

Pdf

Renu Sharma* , Neeraj Sharma*

- Department of Electrical & Electronics Engineering, Vivekananda College of Technology for women, Namakkal, Tiruchengode.

Department of Electrical & Electronics Engineering, Bannari Amman Institute of Technology, Erode, Sathyamangalam.

S. Karthick* , Nirmal Kumar, S.Valarmathy*

-- Department of Electronics & Communication Engineering, Bannari Amman Institute of Technology, Sathyamangalam, India.

* Research Scholar, Sathyabama University, Chennai, India.

** Principal, Jeppiaar Institute of Technology, Sri Perumpdur, India.