i-manager Publications

i-manager's Journal on Electronics Engineering (JELE)

Current Issue Vol. 15 Issue 1

Most Cited

Volume 5 Issue 1 September - November 2014

Article

Review On Tunnel SRAM For Low Power Applications

Alka Parihar* , VimalKumar Mishra, R. K. Chauhan*

* PG Scholar, Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, UP, India.

Research Scholar, Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, UP, India.

* Professor, Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, UP, India.

Parihar, A., Mishra, V.K., and Chauhan, R.K. (2014). Review On Tunnel SRAM For Low Power Applications. i-manager’s Journal on Electronics Engineering, 5(1), 1-5. https://doi.org/10.26634/jele.5.1.3316

Abstract

This paper presents a brief review on different types of Tunnel Static Random Access Memory that has been proposed for low power applications. Many authors and researchers have worked on tunnel SRAM, RTD/HFET low standby power, SRAM gain, cell and Bistable Body Tunnel SRAM and demonstrated the accomplished improvements in power dissipation and performance compared with previous designs for low-power memory operation. It broadly relates to SRAM cell employing a Tunnel Switched Diode (TSD) that acts as the storage medium and is controlled by a pass transistor.

References

[1]. Koji Sakui et. al. (1988). A New Static Memory Cell Based on Reverse Base Current (RBC) Effect of IBipolar Transistors, IEDM, IDigest of Technical Papers, pp. 44-47.

[2]. J. P. A. van der Wagt, A. C. Seabaugh, and E. A. Beam, III, (1996). “RTD/HFET low standby power SRAM gain cell,” in IEDM Tech. Dig., pp.425–428.

[3]. J. Y.C. Sun, "CMOS Technology for 1.8V and Beyond", (1997). International Symposium on VLSI Technology, Systems and Applications, Digest of Technical Papers, pp. 293-297.

[4]. E. Goto, K. Mutara, K. Nakazawa, T. Moto-Oka, Y. Matsuoka, Y. Ishibashi, T. Soma, and E. Wada, (1960). “Esaki diode high-speed logical circuits”, IRE Trans. Electron. Comput., Vol. 9, No.1, pp. 25-29.

[5]. H. Goto, H. Ohkubo, K. Kondou, M. Ohkawa, N. Mitani, S. Horiba, M. Soeda, F. Hayashi, Y. Hachiya, T. Shimizu, M. Ando, and Z. Matsuda, (1992). “A 3.3-V 12-ns 16-Mb CMOS SRAM,” IEEE J. Solid-State Circuits, Vol. 27, No 11. pp.1490-1496.

[6]. A. C. Seabaugh and R. Lake, (1998), “Tunnel diodes” Encyclop. Phys., Vol. 22, pp. 335-359.

[7]. A. Seabaugh, B. Brar, T. Broekaert, G. Frazier, P. van der Wagt, and E. Beam, III, (1997). “Resonant tunneling circuit technology: Has it arrived?,” in GaAs IC Symp. Tech. Dig., pp. 119-122.

[8]. J. P. A. van der Wagt, A. C. Seabaugh, G. Klimeck, E. A. Beam, III, T. B. Boykin, R. C. Bowen, and R. Lake (1997). “Ultralow current-density RTD's for tunneling-based SRAM,” th in Proc. 24 Int. Symp. pp. 601-604.

[9]. J. P. A. van der Wagt, H. Tang, T. P. E. Broekaert, and E. A. Beam, III, (1996). “Vertical multi-bit resonant tunneling diode memory cell,” in Device Res. Conf. Tech. Dig., ISBN: 0-7803-3358-6 , pp. 168–169.

[10]. J. P. A. van der Wagt, (1999). “Tunneling-based SRAM,” in Proc. IEEE, Vol. 87, No. 4, pp. 571–595.

[11]. V. George et al., (2007). "Penryn: 45-nm next generation Intel core 2 processor," IEEE Asian Solid-State Circuits Conference, pp.14-17.

[12]. Yih Wang et al., (2008). "A 1.1 GHz 12 µA/Mb- Leakage SRAM Design in 65 nm Ultra-Low-Power CMOS Technology With Integrated Leakage Reduction for Mobile Applications," IEEE Journal of Solid-State Circuits, Vol.43, No.1, pp.172-179.

[13]. K. Karda et al., (2012). ” Bistable-Body Tunnel SRAM”, IEEE Transactions on nanotechnology, Vol. 11, No. 6, pp.1067-1072.

[14]. “Predictive technology model” version 2.1 for high performance 32nm node. Using high-k, metal gate and stress”. http://www.eas.asu.edu/~ptm/, accessed: 08-31- 09.

[15]. K. Osada, Y. Saitoh, E. Ibe, and K. Ishibashi, (2003). “16.7 fA/cell tunnel-leakage-suppressed 16 Mb SRAM for handling cosmic-ray-induced multi-errors,” IEEE Int. Solid- State Circ. Conf. (ISSCC) , pp. 302–303.

[16]. S. Natarajan, et al. (2008). "A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171µm2 SRAM cell size in a 291Mb array," IEEE IEDM Tech. Dig., pp.1-4.

[17]. T. Ohsawa et al., (2002). “Memory design using a one-transistor gain cell on SOI,” IEEE J. Solid-State Circ., Vol. 37, No. 11, pp. 1510-1522.

Full Article (HTML)

Pdf

Article

Review On SOI MOSFET For Low Power Digital Application

Nitu Rao* , VimalKumar Mishra, R. K. Chauhan*

* PG Scholar, Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, UP, India.

Research Scholar, Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology,UP, India.

* Professor, Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, UP, India

Rao, N., Mishra, V.K., and Chauhan, R.K. (2014). Review On SOI MOSFET For Low Power Digital Application. i-manager’s Journal on Electronics Engineering, 5(1), 6-12. https://doi.org/10.26634/jele.5.1.3317

Abstract

Several Metal Oxide Semiconductor (MOS) structures are discussed in this paper namely Silicon on Insulator (SOI) MOSFET, Partially Depleted (PD) SOI MOSFET, Fully Depleted (FD) SOI MOSFET and tunnel diode body contact MOSFET. SOI MOSFET has certain advantages over conventional bulk MOSFET in terms of reduced short channel effect and drain induced barrier lowering. But SOI MOSFET has certain problems due to its buried oxide layer. So the comparative study of different SOI MOSFET over bulk MOSFET has been taken. To overcome the problem of Floating Body Effect and high series resistance different structures of FD SOI MOSFET are explained in brief. A Tunnel Diode Body Contact SOI MOSFET is also studied in this paper to overcome the problem of Floating Body Effect in PD SOI MOSFET.

References

[1] G. E. Moore, (1965). "Cramming more components into integrated circuits," Electronics, Vol. 38, No. 8.

[2] J. P. Colinge, C. W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A. M. Kelleher, B. McCarthy, and R. Murphy, (2010). "Nanowire Transistors without junctions," Nature Nanotechnology, Vol. 5, No. 3, pp. 225–229.

[3]. Yong-Bin-Kim, (2009). "Review paper: Challenges for Nan scale MOSFET and Emerging Nanoelectronics," Trans. Electr. Electron. Mate, Vol.10, No.1, pp.23-40.

[4]. M.K Anvarifard, S. Member, and A.Orouji, (2013). "Improvement of Electrical properties in a novel Partially Depleted SOI MOSFET With Emphasizing on the Hysteresis Effect, "IEEE Trans. Electron Devices, Vol.60, No.10, pp.3310-3317.

[5]. Qiang Chen; Jung-Suk Goo; Ly, T.; Chandrasekaran, K.; Zhi-Yuan Wu; Thuruthiyil, C.; Icel, A. B., (2008). "Offstate leakage current modeling in low-power/highperformance partially-depleted (PD) floating-body (FB) SOI MOSFETs," Solid-State and Integrated-Circuit th Technology, ICSICT 2008: 9 International Conference on, ISBN: 978-1-4244-2185-5., pp.301-304, 20-23.

[6]. Wei, L.; Chen, Z.; Roy, K., (1998). "Design and optimization of double-gate SOI MOSFETs for low voltage low power circuits," SOI Conference, Proceedings IEEE International, pp.69-70.

[7]. J. Chen, J. Luo, Q. Wu, Z. Chai, T. Yu, Y. Dong, and X. Wang, (2011). "A Tunnel Diode Body Contact Structure to Suppress the Floating-Body Effect in Partially Depleted SOI MOSFET," IEEE Electron Device Lett, Vol. 32, No. 10, pp. 1346-1348.

[8]. J. P. Colinge, (1991). "Silicon-on-Insulator Technology: Materials to VLSI”. Amsterdam, The Netherlands: Kluwer.

[9]. N. Sugii, (2011). "Road to Vmin=0.4v LSIs with leastvariability FDSOI and back-bias control," in Proc. IEEE SOI Conf., Oct., pp. 1–19.

[10]. K. K. Young, (1989). "Short-channel effects in fully depleted SOI MOSFETs," IEEE Trans. Electron Devices, vol. 36, pp. 399–402.

[11]. J. P. Colinge, (1986). "Sub threshold slope of thin-film SOI MOSFET's," IEEE Electron Device Lett., Vol. 7, No. 4, pp. 244–246, Apr.

[12]. J. P. Colinge, (2004). Silicon- on-Insulator Technology: Materials to VLSI, 2nd ed. Boston, MA, USA: Kluwer.

[13] A. Khakifirooz, K. Cheng, A. Reznicek, T. Adam, N.Loubet, H.He, et al., (2012). "Scalability of extremely thin SOI (ETSOI) MOSFETs to sub-20-nm gate length," IEEE Electron Device Lett., Vol. 33, No. 2, pp. 149–151.

[14]. M. B. Kleiner, S. A. Kuhn, and W. Weber, (1996). "Thermal conductivity measurements of thin silicon dioxide films in integrated circuits," IEEE Trans. Electron Devices, Vol. 43, No. 9, pp. 1602–1609.

[15]. M. Jagadesh Kumar and A. A. Orouji, (2006). "Investigation of a new modified source/drain for diminished self-heating effects in nanoscale MOSFETs using computer simulation," Phys. E, Low-Dimensional Syst. Nanostruct., Vol. 33, No. 1, pp. 134–138.

[16]. K. Kajiwara, Y. Nakajima, T. Hanajiri, T. Toyabe, and T. Sugano, (2008). "Characterization of distribution of trap states in silicon-on-insulator layers by front-gate characteristics in n-channel SOI MOSFETs," IEEE Trans. Electron Devices, Vol. 55, No. 7, pp. 1702–1707.

[17]. Y. Nakajima, Y. Watanabe, T. Hanajiri, T. Toyabe, and T. Sugano, (2011). "Local-stress-induced trap states in SOI layers with different levels of roughness at SOI/BOX interfaces," IEEE Electron Device Lett., Vol. 32, No. 3, pp. 237–239.

[18]. T. Hanajiri, T. Toyabe, and T. Sugano, (2001). "Suppression of short channel effects by full inversion in deep sub-micron gate SOI MOSFETs," Solid- State Electron." Vol. 45, No. 12, pp. 2077–2081.

[19]. W.-Y. Lu and Y. Taur, (2006). "On the scaling limit of ultrathin SOI MOSFETs," IEEE Trans. Electron Devices, Vol. 53, No. 5, pp. 1137–1141.

[20]. T.Tsuchiya, Y. Sato, and M. Tomizawa, (1998). "Three mechanisms determining short-channel effects in fully depleted SOI MOSFETs," IEEE Trans. Electron Devices, Vol. 45, pp. 1116–1121.

[21] K. Cheng, A. Khakifirooz, P. Kulkarni, S. Ponoth, B. Haran, A. Kumar, T. Adam, A. Reznicek, N. Loubet, H. He, J. Kuss, M. Wang, T. M. Levin, F. Monsieur, Q. Liu, R. Sreenivasan, J. Cai, A. Kimball, S. Mehta, S. Luning, Y. Zhu, Z. Zhu, T. Yamamoto, A. Bryant, C.-H. Lin, S. Naczas, H. Jagannathan, L. F. Edge, S. Allegret-Maret, A. Dube,S. Kanakasabapathy, S. Schmitz, A. Inada, S. Seo, M. Raymond, Z. Zhang, A. Yagishita, J. Demarest, J. Li, M. Hopstaken, N. Berliner, A. Upham, R. Johnson, S. Holmes, T. Standaert, M. Smalley, N. Zamdmer, Z. Ren, T. Wu, H. Bu, V. Paruchuri, D. Sadana, V. Narayanan, W. Haensch, J. O'Neill, T. Hook, M. Khare, and B. Doris, (2011). "ETSOI CMOS for system-on chip applications featuring 22nm gate length, sub-100 nm gate pitch, and 0.08 um2 SRAM cell," in VLSI Symp. Tech. Dig., pp. 128–129.

[22]. O. Faynot, F. Andrieu, O. Weber, C. Fenouillet- Béranger, P. Perreau, J. Mazurier, T. Benoist, O. Rozeau, T. Poiroux, M. Vinet, L. Grenouillet, J.-P. Noel, N. Posseme, S. Barnola, F. Martin, C. Lapeyre, M. Cassé, X. Garros, M.-A. Jaud, O. Thomas, G. Cibrario, L. Tosti, L. Brévard, C. Tabone, P. Gaud, S. Barraud, T. Ernst, and S. Deleonibus, (2010). "Planar fully depleted SOI technology: A powerful architecture for the 20 nm node and beyond," in IEDM Tech. Dig., pp. 3.2.1–3.2.4.

[23]. K. Nishinohara, N. Shygyo, and T.Wada, (1992). "Effects of microscopic fluctuations in dopant distributions on MOSFET threshold voltage," IEEE Trans. Electron Devices, Vol. 39, No. 3, pp. 634–639.

[24]. P. A. Stolk, F. P. Widdershoven, and D. B. M. Klaassen, (1998). "Modeling statistical dopant fluctuations in MOS transistors," IEEE Trans. Electron Devices, Vol. 45, No. 9, pp. 1960–1971.

[25]. Q. Liu, A. Yagashita, N. Loubet, A. Khakifirooz, P. Kulkarni, T. Yamamoto, K. Cheng, M. Fujiwara, J. Cai, D. Dorman, S. Mehta, P. Khare, K. Yako, Y. Zhu, S. Mignot, S. Kanakasabapathy, S. Monfray, F. Boeuf, C. Koburger, H. Sunamura, S. Ponoth, A. Reznicek, B. Haran, A. Upham, R. Johnson, L. F. Edge, J. Kuss, T. Levin, N. Berliner, E. Leobandung, T. Skotnicki, M. Hane, H. Bu, K. Ishimaru,W. Kleemeier, M.Takayanagi, B. Doris, and R. Sampson, (2010). "Ultra-thin-body and BOX (UTBB) fully depleted (FD) device integration for 22 nm node and beyond," in VLSI Symp. Tech. Dig., pp. 61–62.

[26]. D. Suh and J. G. Fossum, (1995). "A physical chargebased model for non fully depleted SOI MOSFETs and its use in assessing floating-body effects in SOI CMOS circuits," IEEE Trans. Electron Devices, Vol. 42, pp. 728–737.

[27]. Y.-H. Koh et al., (1997). "1 Giga bit SOI DRAM with fully bulk compatible process and body-contacted SOI MOSFET structure," in IEEE IEDM Tech. Dig., pp. 579–582.

[28]. J. R. Brews, (1978). "A charge-sheet model of the MOSFET," Solid State Electron., Vol. 21, pp. 345,

[29]. H.S. Wong and Y. Taur. (1993). "Three-dimensional atomistic simulation of discrete microscopic random dopant distributions effects in sub-0.1 um NMOSFETs," in IEDM Tech. Dig., pp. 705–708.

[30]. Y. K. Choi, K. Asano, N. Lindert, V. Subramanium, T.J. King, J. Bokor, and C. Hu, (2000). "Ultrathin-body SOI MOSFET for deep-sub-tenth micron era," IEEE Electron Device Lett., Vol. 21, pp. 254–256, May

[31]. J.Kedzierski, M. Ieong, P. Xuan, J. Bokor, T. J. King, and C. Hu, (2001). "Design analysis of thin-body silicide source/drain devices," in Proc. IEEE Int. SOI Conf., pp. 21–22.

[32]. A. Vandoorem et al., (2002). "Scaling assessment of fully depleted SOI technology at the 30 nm gate length generation," in Proc. IEEE Int. SOI Conf., , pp. 25–27.

[33]. T. Ernst and S. Cristoloveanu, (2011). "The groundplane concept for the reduction of short-channel effects in fully depleted SOI devices," Elec-trochem. Soc. Proc., pp. 329–334.

[34]. B. W. Min, L. Kang, D.Wu, D. Caffo, J. Hayden, and M. A. Mendicino, (2002). "Reduction of hysteretic propagation delay with less performance degradation by novel body contact in PD SOI application," in Proc. IEEE Int. SOI Conf., pp. 169–170.

[35]. W. Chieh-Lin, Y. Chikuang, H. Shichijo, and K. O. Kenneth, (2011). "I-gate body-tied silicon-on-insulator MOSFETs with improved high-frequency performance," IEEE Electron Device Lett, Vol. 32, No. 4, pp. 443–445.

[36]. K. Yo-Hwan, C. Jin-Hyeok, N. Myung-Hee, and Y. Ji- Woon, (1997). "Body contact SOI MOSFET structure with fully bulk CMOS compatible layout and process," IEEE Electron Device Lett., Vol. 18, No. 3, pp. 102–104.

[37]. A. Daghighi, M. Osman, and M. Imam, (2008). "An area efficient body contact for low and high voltage SOI MOSFET devices," Solid State Electron., Vol. 52, No. 2, pp. 196–204.

[38]. K.Lu, J.Chen, Xi Wang, (2014). "Improvement of RF Performance by Using Tunnel Diode Body Contact Structure in PD SOI MOSFET, "IEEE Electron device Lett, Vol.35, No.1.

[39]. J.Luo, Zan Chai,Yan Yang, and S.Member, (2014). "Total Dose Effect in Tunnel-Diode Body Contact SOI NMOSFETs, "IEEE Trans. on Nuclear Science, Vol.61, No.6.

[40]. M.K Anvarifard, S.Member, and A.Orouji, (2014). "Enhanced Critical Electrical Characteristics in a Nanoscale Low Voltage SOI MOSFET with Dual Tunnel Diode, "IEEE Trans. on Electron Device.

Full Article (HTML)

Pdf

Research Paper

Aircraft Asylum Monitoring SystemUsing SPARTAN6 FPGA

S.N. Bhuvaneshwari* , M. Elakkiyapriya, M. Shenbagapriya*

,UG Scholar, Electronics And Communication Engineering, Knowledge Institute Of Technology, Salem, India

Assistant Professor, Knowledge Institute of Technology, Electronics and Communication Engineering, Salem, India

Bhuvaneshwari, S. N., Elakkiyapriya, M., and Shenbagapriya, M. (2014). Aircraft Asylum Monitoring System Using SPARTAN6 FPGA. i-manager’s Journal on Electronics Engineering, 5(1), 13-20. https://doi.org/10.26634/jele.5.1.3318

Abstract

Aircraft provides a Fast Reliable mode of transport with no comparable alternative for long distance. This paper is used to get the information about the plane, if any accidents or hijack occurs in the plane. The jumbo level sensor used in the plane activates and gives us the digital information about the direction and distance of landing of the plane to the controller. Then the controller allows the signal from the control room to the plane. The TI OMAP in Spartan 6 FPGA used in this paper demonstrates the action in control, the braking, and nose landing gear of the plane. The magnetic sensor also activates, while the controller receives the signal, which deactivates or magnetize the weapons in the plane. This project is mainly used for the aircraft system. It has few advantages with, High safety for plane and passengers, by reducing the plane's hijack and accidents and is easy to find the plane tracking and control. It is also easy to handle the equipment. This concept has been implemented in Unified Learning Platform kit which increases the efficiency.

References

[1]. Dugan, Laura, Gary Lafree, Alex R. Piquero (2005). “Testing a rational choice model of airline hijackings” Criminology, Vol.43, No.4.

[2]. Evans, AlonaE (1973). “Aircraft hijacking: what is being done” The American Journal of international law, Vol. 67, No. 4.

[3]. salam.I,Tauqir. A, and A.Khan (1997). “Causes of fatigue failure in an aero engine component ” Engineering Failure Analysis, Vol.4, No. 1, pp.39-47.

[4]. GargaA.,. Elverson B.T, and. Lang D.C (1997). “Fault classification in helicopter vibration signals” In 1997 American Helicopter Society Annual Forum, Vol. 2, pp. 1316-1323.

[5]. Cronkhite J.D. (1993). “Practical applications of Health and Usage Monitoring (HUMS) to helicopter rotor ,engine and drive systems” In 1993 American Helicopter Society Annual Forum, Vol. 2, pp. 1445-1455s.

[6]. Tumer.K and Agogino.A (2007). “Distributed agent based air traffic flow management” Sixth intl. Joined Conf. On Autonomous Agents And Multiagent Systems, pp. 330-337

[7]. Doggett W R, Vazquez S L (2000). “An architecture for real time interpretation and visualization of structural sensor data in a laboratory environment” In Proceedings of the 19th Digital Avionics Systems Conferences, Philadelphia, USA, Vol.2:6D2/1-6D2/8.

[8]. Lee Y. C. (1986), “ BAnalysis of the range and position comparison methods as a means to provide GPS integrity in the user receiver”, In Proc. Annu. Meeting ION, Seattle

[9]. Manabe H., BStatus of MSAS (2008). “MTSAT satellitebased augmentation system”, In Proc. Int. Tech. Meeting Satellite Div. Inst. Navig., Savannah, GA, pp. 1032–1059

[10]. MahéM (2005). “Aircraft virtual structural testing: Challenges for structure analysis”. The European Space Agency Ref. Pr052.

Full Article (HTML)

Pdf

Research Paper

Design And Implementation Of Different Digital Modulation Analysis For Optical Communications

M. Devarajan* , A. Karikalan**

* PG student, Kingston Engineering College, Vellore, India

** Assistant Professor, Department of Electrical and Electronics Engineering, Kingston Engineering College, Vellore, India.

Devarajan, M., and Karikalan, A. (2014). Design And Implementation Of Different Digital Modulation Analysis For Optical Communications. i-manager’s Journal on Electronics Engineering, 5(1), 21-26. https://doi.org/10.26634/jele.5.1.3319

Abstract

This paper, presents a method to describe all modulation techniques such as BPSK, ASK, FSK, QPSK, OOK. These are compared based on bandwidth requirement, power efficiency, transmission capacity and bit error probability. The modulators are the basic requirement of optical communication systems and they have been designed to reduce the channel distortion, and hence many types of modulation techniques have been proposed here. This paper, mainly focuses on the hardware realization of such several modulation schemes with a minimum area strategy for the universal mobile telecommunication system when it comes to power and error performance. Here MATLAB software is used for simulation and result analysis.

References

[1]. Ghafour Amouzad, Mahdiraji and Edmond Zahedi (2006). “Comparison of Selected Digital Modulation Schemes for Wireless Optical Communications”, 4th Student Conference on Research and Development (SCOReD), Malaysia, 27-28.

[2]. G. Mahesh Naidu, O. Sudhakar, V. Sailaja, (2013). “Simulation of BPSK Modulation and Demodulation on System Generator” International Journal of Scientific Engineering and Research (IJSER), Vol. 1 Issue 2.

[3]. Preksha R. Kolankar, Swati V. Sakhare, (2014). “FPGA Implementation of QPSK modulator by using Hardware Co-simulation”, International Journal of Engineering Research and Development, Vol 10, Issue 4.

[4]. Rohit Garg, Ankita Mittal, (2014). “Design & Implementation for Combination of QPSK & BPSK Modulation Technique”,International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE), Volume 3, Issue 8.

[5]. Gaurav Purohit , Divya Vyas , Kota Solomon Raju, (2013). “Hardware Co-simulation of BPSK and QPSK For Software Defined Radio”, International Journal Of Electronics and Communication Engineering & Technology, Special Issue (November), pp. 301-308.

[6]. Ms. Shruti Helonde, Prof. M. S. Pawar, “BPSK Modulation Technique For Digital Communication”, Conference on International Journal of Advanced Technology & Engineering Research (IJATER).

[7]. Virendrakumar V. Raut, (2014). “Implementation Of Digital Modulation Techniques In Matlab”, International Journal of Advanced Technology in Engineering and Science ,Volume. 02, No. 07.

[8]. Molabanti Praveen Kumar, T. S. R Krishna Prasad, M . Vijaya Kumar, (2013). “Implementation of Digital Communication Laboratory on FPGA”, International Journal of Advanced Research in Computer and Communication Engineering, Vol. 2, Issue 11.

[9]. Jri Lee, Member, IEEE, Yentso Chen, and Yenlin Huang, (2010). “A Low-Power Low-Cost Fully-Integrated 60-GHz Transceiver System With OOK Modulation and On- Board Antenna Assembly”, IEEE Journal Of Solid-State Circuits, Vol. 45, No. 2.

[10]. G´eza Kolumb´an, Michael Peter Kennedy, and Leon O. Chua, (1997). “The Role of Synchronization in Digital Communications Using Chaos—Part I: Fundamentals of Digital Communications”,IEEE Transactions on Circuits And Systems-I : Fundamental Theory And Applications, Vol. 44, No. 10.

[11]. Farhan A. Ghaffar, Atif Shamim, M. Kashan Mobeen, Tareq Y. AlNafouri, Khaled N. Salama, (2011). “A Compact QPSK Modulator with Low Amplitude and Phase Imbalance for Remote Sensing Applications”, Canadian Journal on Electrical and Electronics Engineering Vol. 2, No. 4.

[12]. Manish Trikha, Neha Sharma, (2013). “BER Performance Comparison between QPSK and 4-QA Modulation Schemes”, MIT International Journal of Electrical and Instrumentation Engineering, Vol. 3, No. 2, pp. 62–66.

Full Article (HTML)

Pdf

Research Paper

VLSI Design Of Low Energy Modeling For Network On Chip (NoC) Applications

Jeeva Anusha* , V. Thrimurthulu**

* M.Tech VLSI SD Student, CR Engineering College, Tirupathi, Chittoor (Dist), Andhra Pradesh, India.

** Professor, Head of ECE Department, CR Engineering College, Tirupathi, Chittoor (Dist), Andhra Pradesh, India.

Anusha, J., and Thrimurthulu, V. (2014). VLSI Design Of Low Energy Modeling For Network On Chip (NoC) Applications. i-manager’s Journal on Electronics Engineering, 5(1), 27-32. https://doi.org/10.26634/jele.5.1.3320

Abstract

As technology trends advances, workstation chips become increasingly parallel, and efficient communication substrate is decisive for meeting performance and energy targets. Also as nano technology shrinks day by day work station chips are migrated to SOIC – System On Integrated Chip, which leads to many challenges in the design era, and is more critical for communication applications such as Network on Chip (NoC) and also as technology shrinks, the power supply of NoC links starts to struggle with that of NoC routers. In this paper, the authors propose the use of efficient data encoding techniques as a practical way to reduce both power dissipation and energy consumption of NoC links. In this work, the authors target the core cause of network energy consumption through techniques that reduce link and router-level switching commotion. The proposed encoding techniques are simulated and verified by Xilinx tools along with Virtex – 5 FPGA board.

References

[1]. Nima Jafarzadeh, Maurizio Palesi, Member, IEEE, Ahmad Khademzadeh, and Ali Afzali-Kusha, (2013). Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip, IEEE Transactions on VLSI System, Vol. 22, No. 3, pp.675-685.

[2]. M. S. Rahaman and M. H. Chowdhury, (2009). “Crosstalk avoidance and error correction coding for coupled RLC interconnects,” in Proc. IEEE Int. Symp. Circuits Syst., pp. 141–144.

[3]. W. Wolf, A. A. Jerraya, and G. Martin, (2008). “Multiprocessor system-on-chip MPSoC technology,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 27, No. 10, pp. 1701–1713.

[4]. L. Benini and G. De Micheli, (2002). “Networks on chips: A new SoC paradigm,” Computer, Vol. 35, No. 1, pp. 70–78.

[5]. S. E. Lee and N. Bagherzadeh, (2009). “A variable frequency link for a power aware network-on-chip (NoC),” Integr. VLSI J., Vol. 42, No. 4, pp. 479–485.

[6]. D. Yeh, L. S. Peh, S. Borkar, J. Darringer, A. Agarwal, andW. M. Hwu, (2008). “Thousand-core chips roundtable,” IEEE Design Test Comput., Vol. 25, No. 3, pp. 272–278.

[7]. A. Vittal and M. Marek-Sadowska, (1997). “Crosstalk reduction for VLSI,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 16, No. 3, pp. 290–298.

[8]. M. Ghoneima, Y. I. Ismail, M. M. Khellah, J. W. Tschanz, and V. De, (2006). “Formal derivation of optimal active shielding for low-power on-chip buses,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 25, No. 5, pp. 821–836.

[9]. L. Macchiarulo, E. Macii, and M. Poncino, (2002). “Wire placement for crosstalk energy minimization in address buses,” in Proc. Design Autom. Test Eur. Conf. Exhibit., ISSN: 1530-1591, pp. 158–162.

[10]. R. Ayoub and A. Orailoglu, (2005). “A unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise and delay on processor buses,” in Proc. Design Autom. Conf. Asia South Pacific, Vol. 2. pp. 729–734.

Full Article (HTML)

Pdf

Research Paper

CPW-FED Dual Band Notched Fractal PatchAntenna For UWB Applications

B. Divya Gayathri* , S. Thulasi prasad**

* M.Tech, Communication Systems, Sree Vidyanikethan Engineering College, Tirupathi

** Associate Professor, Sree Vidyanikethan Engineering College, Tirupathi

Gayathri, B.D., and Prasad, S.T. (2014). CPW-FED Dual Band Notched Fractal Patch Antenna For UWB Applications. i-manager’s Journal on Electronics Engineering, 5(1), 33-38. https://doi.org/10.26634/jele.5.1.3321

Abstract

Modern communication systems put demand on antennas which operate over multiple range of frequencies, within shrunken size, less weight and high gain. For wireless applications like wireless home networking, wireless USB, Ultra Wide Band (UWB) antenna plays an important role. For achieving UWB performance, a Coplanar Waveguide (CPW) fed fractal tree patch antenna is proposed. As UWB operates under a wide range of frequency band, for achieving band rejection function, a Folded T-Shaped Element (FTSE) is embedded in the radiating patch. The notch band is 3.3-4.2GHz. Simulation results shown that the antenna exhibits preferred VSWR levels in the entire impedance bandwidth. Pair of rectangular notches are included in the ground plane for extending the antenna's impedance bandwidth. The results show that the antenna covers the frequency range from 3.1-11.1 GHz with VSWR ≤ 2. Dimensions of antenna is 14 × 18 × 1mm³ .

References

[1]. M.Koohestani and M.Golpour, (2010). “U-shaped microstrip patch antenna with novel parasitic tuning stubs for Ultra wide band applications,” Microw. Antennas Propag., Vol. 4, pp. 938-946.

[2]. Federal Communications Commission revision part 15 of the commission's rules regarding ultra-wide band transmission systems”, FCC, First Report and Order FCC, 02. Vol. 48.

[3]. J.Anguera, J.P.Daniel, C.Borja, J.Munbru, C.Puente, T.Leduc, N.Laeveren and P.Van Roy, (2008). “Metallized foams for fractal-shaped microstrip antennas', IEEE Antennas Propag. Mag., Vol.50, No.6, pp. 20-38.

[4]. J.Anguera, E.Martinez, C.Puente, and E.Rozan, (2003). ”The fractal Hilbert monopole: A two dimensional wire”, Microw. Opt. Technol. Lett. Vol.36, No.2, pp. 102- 104.

[5]. M.N. Jahromi, A.Falahati, and R.M.Edwards, (2011). “Bandwidth and impedance matching enhancement of fractal monopole antennas using compmct grounded coplanar waveguide,” IEEE Trans. Antennas Propag., Vol. 59, No. 7, pp.2480-2487.

[6]. B.Ozbakis and A.Kustepeli, (2008). “The resonant behavior of the Fibonacci fractal tree antennas, “Microw. Opt. Technol. Lett.,Vol. 50, No. 4, pp.1046-1050.

[7]. H.Oraizi and S.Hedayati, (2011). “Miniaturized UWB monopole microstrip antenna design by combination of Giusepe Peano and Sierpinski carpet fractals,” IEEE Antennas Wireless Propag. Lett, Vol. 10, pp. 172-175.

[8]. M.Naser-Moghdasi, H.Rousta, R.A.Sadeghzadeh and B.S.Virdee, (2009). “Compact UWB Planar monopole antenna,” IEEE Antenas Wireless Propag. Lett., Vol. 8, pp. 1382-1385.

[9]. M.Naser_Moghdasi, R.A.Sadeghzadeh, and B.S.Virdee, (2010). “CPW-fed compact slot antenna for WLAN operation in a laptop computer,” Microw. Opt. Technol. Lett., Vol. 52, pp. 870-873.

[10]. C.Deng, Y.J.Xie and P.LI, (2009). “CPW-fed planar printed monopole antenna with impedance bandwidth enhanced,” IEEE Antennas Wireless Propag. Lett., Vol. 8, pp. 1394-1397.

[11]. C.C.Lin, P.Jin, and R.W.Ziolkowski, (2012). “Single, Dual and tri-band-notched ultra wideband (UWB) antennas using capacitively loaded loop (CLL) resonators,” IEEE Trans. Antennas Propag., Vol. 60, No.1, pp. 102-109.

[12]. N.Ojaroudi and M.Ojaroudi, (2012). “Dual Band- Notch square monopole antenna with a modified ground plane for UWB applications,” Microw. Opt.Technol. Lett., Vol. 54, No. 12, pp.2743-2747.

[13]. K.S.Ryu and A.A Kishk, (2009). “UWB antenna with single or dual band-notches for lower WLAN band and upper WLAN band,” IEEE Trans. Antenna Propag., Vol.57, No. 12,pp.3942-3950.

[14]. M.Ojaroudi, G.Ghanbari, N.Ojaroudi, and C.Ghobadi, (2009). “Small square monopole antenna for UWB applications with variable frequency band-notch function”, IEEE Antennas Wireless Propag. Lett., Vol. 8, pp. 1061-1064.

[15]. R.Zaker, C.Ghobadi, and J.Nourinia, (2009). “Band width enhancement of novel compact single and dual band- notches printed monopole antenna with a pair of LShaped slots”, IEEE Trans. Antennas Propag., Vol. 57, No.12, pp. 3978-3983

[16]. D.O.Kim and C.Y.Kim, (2010). “CPW-fed ultra wideband antenna with triple band notch function,” Electron. Lett., Vol. 46, No. 18, pp.1246-1248.

i-manager's Journal on Electronics Engineering (JELE)

Current Issue Vol. 15 Issue 1

Most Read

Most Cited

Volume 5 Issue 1 September - November 2014

Review On Tunnel SRAM For Low Power Applications

Alka Parihar* , VimalKumar Mishra**, R. K. Chauhan***

Parihar, A., Mishra, V.K., and Chauhan, R.K. (2014). Review On Tunnel SRAM For Low Power Applications. i-manager’s Journal on Electronics Engineering, 5(1), 1-5. https://doi.org/10.26634/jele.5.1.3316

Abstract

References

Full Article (HTML)

Pdf

Review On SOI MOSFET For Low Power Digital Application

Nitu Rao* , VimalKumar Mishra**, R. K. Chauhan***

Rao, N., Mishra, V.K., and Chauhan, R.K. (2014). Review On SOI MOSFET For Low Power Digital Application. i-manager’s Journal on Electronics Engineering, 5(1), 6-12. https://doi.org/10.26634/jele.5.1.3317

Abstract

References

Full Article (HTML)

Pdf

Aircraft Asylum Monitoring SystemUsing SPARTAN6 FPGA

S.N. Bhuvaneshwari* , M. Elakkiyapriya**, M. Shenbagapriya***

*,**UG Scholar, Electronics And Communication Engineering, Knowledge Institute Of Technology, Salem, India *** Assistant Professor, Knowledge Institute of Technology, Electronics and Communication Engineering, Salem, India

Bhuvaneshwari, S. N., Elakkiyapriya, M., and Shenbagapriya, M. (2014). Aircraft Asylum Monitoring System Using SPARTAN6 FPGA. i-manager’s Journal on Electronics Engineering, 5(1), 13-20. https://doi.org/10.26634/jele.5.1.3318

Abstract

References

Full Article (HTML)

Pdf

Design And Implementation Of Different Digital Modulation Analysis For Optical Communications

M. Devarajan* , A. Karikalan**

* PG student, Kingston Engineering College, Vellore, India ** Assistant Professor, Department of Electrical and Electronics Engineering, Kingston Engineering College, Vellore, India.

Devarajan, M., and Karikalan, A. (2014). Design And Implementation Of Different Digital Modulation Analysis For Optical Communications. i-manager’s Journal on Electronics Engineering, 5(1), 21-26. https://doi.org/10.26634/jele.5.1.3319

Abstract

References

Full Article (HTML)

Pdf

VLSI Design Of Low Energy Modeling For Network On Chip (NoC) Applications

Jeeva Anusha* , V. Thrimurthulu**

* M.Tech VLSI SD Student, CR Engineering College, Tirupathi, Chittoor (Dist), Andhra Pradesh, India. ** Professor, Head of ECE Department, CR Engineering College, Tirupathi, Chittoor (Dist), Andhra Pradesh, India.

Anusha, J., and Thrimurthulu, V. (2014). VLSI Design Of Low Energy Modeling For Network On Chip (NoC) Applications. i-manager’s Journal on Electronics Engineering, 5(1), 27-32. https://doi.org/10.26634/jele.5.1.3320

Abstract

References

Full Article (HTML)

Pdf

CPW-FED Dual Band Notched Fractal PatchAntenna For UWB Applications

B. Divya Gayathri* , S. Thulasi prasad**

* M.Tech, Communication Systems, Sree Vidyanikethan Engineering College, Tirupathi ** Associate Professor, Sree Vidyanikethan Engineering College, Tirupathi

Gayathri, B.D., and Prasad, S.T. (2014). CPW-FED Dual Band Notched Fractal Patch Antenna For UWB Applications. i-manager’s Journal on Electronics Engineering, 5(1), 33-38. https://doi.org/10.26634/jele.5.1.3321

Abstract

References

Full Article (HTML)

Pdf

Alka Parihar* , VimalKumar Mishra, R. K. Chauhan*

Nitu Rao* , VimalKumar Mishra, R. K. Chauhan*

S.N. Bhuvaneshwari* , M. Elakkiyapriya, M. Shenbagapriya*

,UG Scholar, Electronics And Communication Engineering, Knowledge Institute Of Technology, Salem, India

Assistant Professor, Knowledge Institute of Technology, Electronics and Communication Engineering, Salem, India

* PG student, Kingston Engineering College, Vellore, India

** Assistant Professor, Department of Electrical and Electronics Engineering, Kingston Engineering College, Vellore, India.

* M.Tech VLSI SD Student, CR Engineering College, Tirupathi, Chittoor (Dist), Andhra Pradesh, India.

** Professor, Head of ECE Department, CR Engineering College, Tirupathi, Chittoor (Dist), Andhra Pradesh, India.

* M.Tech, Communication Systems, Sree Vidyanikethan Engineering College, Tirupathi

** Associate Professor, Sree Vidyanikethan Engineering College, Tirupathi