i-manager Publications

i-manager's Journal on Circuits and Systems (JCIR)

Current Issue Vol. 11 Issue 2

Voltage Stability and Power Loss Minimization with UPFC using Heuristic and Hybrid Heuristic Methods
Design and Analysis of Voltage Difference Transconductance Amplifier (VDTA) at FINFET CMOS Technology
Efficient Logic Cell Design for Ultralow-Energy Subthreshold Operation in Wearable Biomedical Systems
Design and Optimization of MSI-Enabled Multi-Precision Binary Multiplier Architecture
Analysis of Carbon Nanotube for Low Power Nano Electronics Applications

Most Cited

Volume 5 Issue 3 June - August 2017

Research Paper

Performance Analysis of Adder Circuits Using FINFET'S

V. Nancharaiah * , R. Ramana Reddy, N. Balaji*

* Research Scholar, Department of Electronics and Communication Engineering, JNTU Kakinada, India.

Professor and Head, Department of Electronics and Communication Engineering, MVGR College of Engineering (A), Viziangaram. India.

* Professor and Vice-principal, Department of Electronics and Communication Engineering (Admin), UCOE Narasaraopeta, JNTUK, India

Vejendla, N., Reddy, P. R., Balaji, N. (2017). Performance Analysis of Adder Circuits Using FINFET'S. i-manager’s Journal on Circuits and Systems, 5(3), 1-9. https://doi.org/10.26634/jcir.5.3.13811

Abstract

Due to scaling of conventional MOS transistors, leakage currents are increasing which leads to increase in power dissipation. Increase in power dissipation puts limit on scaling. To overcome the power dissipation problem, conventional MOS transistors are replaced with FinFETs. FinFETs have low leakage currents which reduce power dissipation. In this paper the focus is on the implementation of different full adder circuits using FinFETs. Comparisons are made between CMOS and FinFET implementation of Hybrid Full Adder, 14 Transistor Full Adder, GDI based Full Adder, and 10 transistor Full Adder using 32 nm and 45 nm technology models. FinFET implementation achieves low power and high speed compared to CMOS implementation.

References

[1]. Abu-Khater, I. S., Bellaouar, A., & Elmasry, M. I. (1996). Circuit techniques for CMOS low-power high-performance multipliers. IEEE Journal of Solid-State Circuits, 31(10), 1535- 1546.

[2]. Abu-Shama, E. & Bayoumi, M. (1995). A new cell for low power adders. Proc. Int. Midwest Symp. Circuits and Systems, 1014–1017. .

[3]. Bhattacharyya, P., Kundu, B., Ghosh, S., Kumar, V., & Dandapat, A. (2015). Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(10).

[4]. Bui, H. T., Wang, Y., & Jiang, Y. (2002). Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 49(1), 25-30.

[5]. Chandrakasan, A. P. & Brodersen, R. W. (1995). Low Power Digital CMOS Design. Kluwer AcademicPublishers

[6]. Chandrakasan, A. P., Sheng, S., & Brodersen, R. W. (1992). Low power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4), 473–484.

[7]. Chang, C. H., Gu, J., & Zhang, M. (2005). A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(6), 686-695.

[8]. Foroutan, V., Taheri, M., Navi, K., & Mazreah, A. A. (2014). Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style. INTEGRATION, the VLSI Journal, 47(1), 48-61.

9]. Goel, S., Elgamel, M. A., & Bayoumi, M. A. (2003, September). Novel design methodology for highperformance XOR-XNOR circuit design. In Integrated Circuits and Systems Design, 2003. SBCCI 2003. th Proceedings. 16 Symposium on (pp. 71-76). IEEE.

[10]. Goel, S., Gollamudi, S., Kumar, A., & Bayoumi, M. (2004). On the design of low-energy hybrid CMOS 1 -bit full th adder cells, Proceedings of the 47 IEEE International Midwest Symposium on Circuits and Systems, (pp.209-212).

[11]. Goel, S., Kumar, A., & Bayoumi, M. A. (2006). Design of robust, energy-efficient full adders for deepsubmicrometer design using hybrid-CMOS logic style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(12), 1309-1321.

[12]. Kang, S. M., Leblebici, Y., & Kim, C. (2014). CMOS Digital Integrated Circuits: Analysis & Design (No. EPFLBOOK- 202021). McGraw-Hill Higher Education.

[13]. King, T. J. (2005, May). FinFETs for nanoscale CMOS digital integrated circuits. In Proceedings of the 2005 IEEE/ACM International Conference on Computer-Aided Design (pp. 207-210). IEEE Computer Society.

[14]. Kumar, K. R., Reddy, P. M., Sadanandam, M., Kumar, A. S., & Raju, M. (2017, February). Design of 2T XOR gate based full adder using GDI technique. In Innovative Mechanisms for Industry Applications (ICIMIA), 2017 International Conference on (pp. 10-13). IEEE.

[15]. Kumar, P. & Sharma, R. K. (2016). Low voltage high performance hybrid full adder. Engineering Science and Technology, an International Journal, 19(1), 559-565.

[16]. Lin, J. F., Hwang, Y. T., Sheu, M. H., & Ho, C. C. (2007). A novel high-speed and energy efficient 10-transistor full adder design. IEEE Transactions on Circuits and Systems I: Regular Papers, 54(5), 1050-1059.

[17]. Morgenshtein, A., Fish, A., & Wagner, I. A. (2002). Gate-diffusion input (GDI): A power-efficient method for digital combinatorial circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(5), 566-581.

[18]. Morgenshtein, A., Shwartz, I., & Fish, A. (2010, November). Gate diffusion input (GDI) logic in standard CMOS nanoscale process. In Electrical and Electronics th Engineers in Israel (IEEEI), 2010 IEEE 26 Convention of (pp. 000776-000780). IEEE.

[19]. Mukherjee, B., & Ghosal, A. (2015, July). Design and study of a low power high speed full adder using GDI multiplexer. In Recent Trends in Information Systems (ReTIS), nd 2015 IEEE 2 International Conference on (pp. 465-470). IEEE.

[20]. Parameswar, A., Hara, H., & Sakurai, T. (1994, May). A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications. In Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE (pp. 278-281). IEEE.

[21]. Parameswar, A., Hara, H., & Sakurai, T. (1996). A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications. IEEE Journal of Solid-State Circuits, 31(6), 804-809.

[22]. Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (2002). Digital Integrated Circuits (Vol. 2). Englewood Cliffs: Prentice Hall.

[23]. Radhakrishnan, D. (2001). Low-voltage low-power CMOS full adder. IEE Proceedings-Circuits, Devices and Systems, 148(1), 19-24.

[24]. Semiconductor Industry Association. (2011). International Technology Roadmap for Semiconductors. Retreived from https://www.semiconductors.org/ clientuploads/Research_Technology/ITRS/2011/2011ExecS um.pdf

[25]. Shalem, R., John, E., & John, L. K. (1999, March). A novel low power energy recovery full adder cell. In VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on (pp. 380-383). IEEE.

[26]. Shams, A. M., & Bayoumi, M. A. (1997, November). A structured approach for designing low power adders. In Signals, Systems, & Computers, 1997. Conference Record of the Thirty-First Asilomar Conference on (Vol. 1, pp. 757- 761). IEEE. .

[27]. Shams, A. M., & Bayoumi, M. A. (2000). A novel highperformance CMOS 1-bit full-adder cell. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(5), 478-481.

[28]. Shams, A. M., Darwish, T. K., & Bayoumi, M. A. (2002). Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(1), 20-29.

[29]. Shoba, M., & Nakkeeran, R. (2016). GDI based full adders for energy efficient arithmetic applications. Engineering Science and Technology, an International Journal, 19(1), 485-496.

[30]. Vai, M. M. (2001). VLSI Design. Taylor & Francis

[31]. Vesterbacka, M. (1999). A 14-transistor CMOS full adder with full voltage-swing nodes. In Signal Processing Systems, 1999. SiPS 99. 1999 IEEE Workshop on (pp. 713- 722). IEEE.

[32]. Wairya, S., Singh, G., Nagaria, R. K., & Tiwari, S. (2011, December). Design analysis of XOR (4T) based low voltage CMOS full adder circuit. In Engineering (NUiCONE), 2011 Nirma University International Conference on (pp. 1-7). IEEE.

[33]. Wang, J. M., Fang, S. C., & Feng, W. S. (1994). New efficient designs for XOR and XNOR functions on the transistor level. IEEE Journal of Solid-State Circuits, 29(7), 780-786.

[34]. Weste, N., & Harris, D. (2005). CMOS VLSI Design. Pearson Wesley.

[35]. Zhuang, N., & Wu, H. (1992). A new design of the CMOS full adder. IEEE Journal of Solid-State Circuits, 27(5), 840-844.

Full Article (HTML)

Pdf

Research Paper

Performance of Vector Controlled Dual Inverter Fed Open-End Winding Induction Motor Drive Using SVPWM Techniques

M. Ranjit* , T. Brahmananda Reddy, Surya Kalavathi M*

* Assistant Professor, Department of Electrical and Electronics Engineering, VNRVJIET, Bachupally, Hyderabad, Telangana, India.

Head and Professor, Department of Electrical and Electronics Engineering, GPREC, Kurnool, Andhra Pradesh, India.

* Professor, Department of Electrical and Electronics Engineering, JNTUH, Kukatpally, Hyderabad, Telangana, India.

Ranjit, M., Reddy, T. B., Suryakalavathi, M. (2017). Performance of Vector Controlled Dual Inverter Fed Open-End Winding Induction Motor Drive Using SVPWM Techniques. i-manager’s Journal on Circuits and Systems, 5(3), 10-16. https://doi.org/10.26634/jcir.5.3.13812

Abstract

In this paper, decoupled space vector based PWM techniques are proposed for vector controlled open-end winding induction motor drive. The proposed decoupled PWM techniques reduce the ripples in both stator current as well as in torque, unlike conventional PWM techniques. All the proposed decoupled SVPWM techniques are obtained by phase shifting the one inverter reference sinusoids by 180⁰ with respect to the other inverter reference sinusoids. A commonmode voltage is identified in the open-end winding induction motor drive. The proposed PWM techniques also reduce the common-mode voltage by great extent. To demonstrate the proposed work, several simulation studies have been carried out using MATLAB/SIMULINK and the corresponding results are reported and compared

References

[1]. Beig, A. R. & Ranganathan, V. T. (2003, February). Space vector based bus clamped PWM algorithms for three level inverters: Implementation, performance analysis and application considerations. In Applied Power Electronics Conference and Exposition, 2003. APEC'03. Eighteenth Annual IEEE (Vol. 1, pp. 569-575). IEEE.

[2]. Blaschke, F. (1972). The principle of field orientation as applied to the new transvector closed-loop system for rotating-field machines. Siemens Review, 34(3), 217-220.

[3]. Das, S. & Narayanan, G. (2012). Novel switching sequences for a space-vector-modulated three-level inverter. IEEE Transactions on Industrial Electronics, 59(3), 1477-1487.

[4]. Das, S., Narayanan, G., & Pandey, M. (2014). Space vector based hybrid Pulse width Modulation techniques for a Three-Level inverter. IEEE Trans. Power Electron., 29(9), 4580-4591.

[5]. Hari, V. P. K. & Narayanan, G. (2016). Space-vectorbased hybrid PWM technique to reduce peak-to-peak torque ripple in induction motor drives. IEEE Transactions on Industry Applications, 52(2), 1489-1499.

[6]. Hava, A. M., Kerkman, R. J., & Lipo, T. A. (1999). Simple analytical and graphical methods for carrier-based PWMVSI drives. IEEE Transactions on Power Electronics, 14(1), 49- 61.

[7]. Hava, A. M. & Ün, E. (2009). Performance analysis of reduced common-mode voltage PWM methods and comparison with standard PWM methods for three-phase voltage-source inverters. IEEE Transactions on Power Electronics, 24(1), 241-252.

[8]. Kalaiselvi, J. & Srinivas, S. (2015). Bearing currents and shaft voltage reduction in dual-inverter-fed open-end winding induction motor with reduced CMV PWM methods. IEEE Transactions on Industrial Electronics, 62(1), 144-152.

[9]. Krishnamurthy, H., Narayanan, G., Ayyanar, R., & Ranganathan, V. T. (2003). Design of space-vector based hybrid PWM techniques for reduced current ripple. In Proc. IEEE-APEC '03, (pp. 583-588).

[10]. Kumar, R., Gupta, R. A., & Bhangale, S. V. (2007). Indirect vector controlled induction motor drive with fuzzy logic based intelligent controller. 2007 IET-UK International Conference on Information and Communication Technology in Electrical Sciences (ICTES 2007) (pp. 368- 373).

[11]. Narayanan, G., Krishnamurthy, H. K., Zhao, D., & Ayyanar, R. (2006). Advanced bus-clamping PWM techniques based on space vector approach. IEEE Transactions on Power Electronics, 21(4), 974-984.

[12]. Narayanan, G., Zhao, D., Krishnamurthy, H. K., Ayyanar, R., & Ranganathan, V. T. (2008). Space vector based hybrid PWM techniques for reduced current ripple. IEEE Transactions on Industrial Electronics, 55(4), 1614- 1627.

[13]. Satyanarayana, K., Amarnath, J., Rao, A. K., Bramhananda Reddy, T. (2010). Simplified Vector Control Algorithm for Induction Motor Drives based on Sophisticated Lookup Tables. International Review on Modelling and Simulations, 3(5).

Full Article (HTML)

Pdf

Review Paper

Fault Location Estimation Systems: A Critical Review

A. Sanad Ahmed* , Mahmoud Abdallah Attia, Nabil M. Hamed*, Almoataz Y. Abdelaziz****

* Deputy Project Manager, Siemens S.A.E, Egypt.

,* Assistant Professor, Department of Electric Power and Machines, Ain Shams University, Egypt.

**** Professor, Department of Electrical Power Engineering, Ain Shams University, Egypt.

Sanad, A. A., Attia, M. A., Hamed, N. M., Abdelaziz, A. Y. (2017). Fault Location Estimation Systems: A Critical Review. i-manager’s Journal on Circuits and Systems, 5(3), 17-30. https://doi.org/10.26634/jcir.5.3.13813

Abstract

Energy reliability is a critical aspect nowadays in energy management. Especially transmission system is considered a very essential part in the grid. Using transmission system all customers can get the energy needed for all applications on all voltage levels. So, if a fault occurs in the transmission system, this will lead to outages at customer side affecting all applications, such as hospitals, factories, schools, universities, and houses. To keep the transmission system reliable, all types of fault should be detected and located in a very short period to clear the fault and restore the energy again. This introduces the topic of fault location estimation in smart grids, which is not a new topic, but it is optimized and enhanced nowadays using the available technology. This paper presents several techniques used to detect fault location using different methodologies and algorithms, comparing them all, and finally stating the conclusion.

References

[1]. Abdelaziz, A. Y., Elkhattam, W., Ezzat, M., & Sobhy, M. A. (2016, December). Fault section estimation in power systems Based on improved honey-bee mating optimization. In Power Systems Conference (MEPCON), 2016 Eighteenth International Middle East (pp. 246-252). IEEE.

[2]. Apostolopoulos, C. A. & Korres, G. N. (2010). A novel algorithm for locating faults on transposed/untransposed transmission lines without utilizing line parameters. IEEE Transactions on Power Delivery, 25(4), 2328-2338.

[3]. Ayyagari, S. B. (2011). Artificial neural network based fault location for transmission lines (Master's Theses, University of Kentucky).

[4]. Babu, M. S. P. & Rao, N. T. (2010). Implementation of Artificial Bee Colony (ABC) algorithm on garlic expert advisory system. Int. J. Comput. Sci. Res., 1(1), 69-74.

[5]. Baykasoglu, A, Özbakir, L., & Tapkan, P. (2004). Artificial Bee Colony Algorithm and Its Application to Generalized Assignment Problem. Computer and Information Science, 5, 113-144.

[6]. Bedi, M. K. & Singh, S. (2013). Comparative study of two natural phenomena based optimization techniques. International Journal of Scientific & Engineering Research, 4(3), 1-4.

[7]. Bianchi, L., Gambardella, L. M., & Dorigo, M. (2002, September). An ant colony optimization approach to the probabilistic traveling salesman problem. In PPSN (pp. 883- 892).

[8]. Bilchev, G. & Parmee, I. C. (1995, April). The ant colony metaphor for searching continuous design spaces. In AISB Workshop on Evolutionary Computing (pp. 25-39). Springer, Berlin, Heidelberg.

[9]. Blesa, M. & Blum, C. (2004, March). Ant colony optimization for the maximum edge-disjoint paths problem. In Evo Workshops (pp. 160-169).

[10]. Blum, C. & Dorigo, M. (2005). Search bias in ant colony optimization: On the role of competition-balanced systems. IEEE Transactions on Evolutionary Computation, 9(2), 159-174.

[11]. Blum, C. (2005). Ant colony optimization: Introduction and recent trends. Physics of Life Reviews, 2(4), 353-373.

[12]. Blum, C. (2005). Beam-ACO-Hybridizing ant colony optimization with beam search: An application to open shop scheduling. Computers & Operations Research, 32(6), 1565-1591.

[13]. Blum, C. & Blesa, M. J. (2005, June). Combining Ant Colony Optimization with Dynamic Programming for Solving the k-Cardinality Tree Problem. In IWANN (pp. 25- 33).

[14]. Blum, C. & Dorigo, M. (2004). The hyper-cube framework for ant colony optimization. IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics), 34(2), 1161-1172.

[15]. Bouthiba, T. (2004). Fault location in EHV transmission lines using artificial neural networks. International Journal of Applied Mathematics and Computer Science, 14(1), 69- 78.

[16]. Chanda, D., Kishore, N. K., & Sinha, A. K. (2004). Identification and classification of faults on transmission lines using wavelet multiresolution analysis. Electric Power Components and Systems, 32(4), 391-405.

[17]. Chen, W. H., Liu, C. W., & Tsai, M. S. (2001). Fast fault section estimation in distribution substations using matrixbased cause-effect networks. IEEE Transactions on Power Delivery, 16(4), 522-527.

[18]. Chen, W. H., Tsai, S. H., & Lin, H. I. (2011). Fault section estimation for power networks using logic cause-effect models. IEEE Transactions on Power Delivery, 26(2), 963- 971.

[19]. Chin, H. C. (2003). Fault section diagnosis of power system using fuzzy logic. IEEE Transactions on Power Systems, 18(1), 245-250.

[20]. Chong, C. S., Low, M. Y. H., Sivakumar, A. I., & Gay, K. L. (2006, December). A bee colony optimization algorithm to job shop scheduling. In Simulation Conference, 2006. WSC'06. Proceedings of the Winter (pp. 1954-1961). IEEE.

[21]. Cochocki, A. & Unbehauen, R. (1993). Neural Networks for Optimization and Signal Processing. John

[22 ]. Corry, P. & Kozan, E. (2004). Ant colony optimisation for machine layout problems. Computational Optimization and Applications, 28(3), 287-310.

[23]. Coury, D. V., Oleskovicz, M., & Aggarwal, R. K. (2002). An ANN routine for fault detection, classification, and location in transmission lines. Electric Power Components and Systems, 30(11), 1137-1149.

[24]. Dalstein, T. & Kulicke, B. (1995). Neural network approach to fault classification for high speed protective relaying. IEEE Transactions on Power Delivery, 10(2), 1002- 1011.

[25]. Das, B. & Das, D. (2014). Dynamic performances of split-shaft microturbine generator (MTG) system in standalone mode and when connected to a rural distribution network. Distributed Generation and Alternative Energy Journal, 29(4), 25-48.

[26]. Davis, W. P. (2013). Analysis of faults in overhead transmission lines (Master's Thesis, California State University).

[27]. Davoudi, M., Sadeh, J., & Kamyab, E. (2015). Parameter-free fault location for transmission lines based on optimisation. IET Generation, Transmission & Distribution, 9(11), 1061-1068.

[28]. de Oliveira, I. M. S., Schirru, R., & de Medeiros, J. A. C. C. (2009). On the performance of an Artificial Bee Colony optimization algorithm applied to the accident diagnosis in a PWR nuclear power plant. In 2009 International Nuclear Atlantic Conference (INAC 2009).

[29]. Dorigo, M. & Blum, C. (2005). Ant colony optimization theory: A survey. Theoretical Computer Science, 344(2-3), 243-278.

[30]. Dorigo, M. & Stützle, T. (2003). The Ant Colony Optimization Metaheuristic: Algorithms, Applications, and Advances. In: Glover F., Kochenberger G.A. (eds) Handbook of Metaheuristics. International Series in Operations Research & Management Science (Vol 57, pp. 251-286). Springer, Boston, MA.

[31]. Dorigo, M., Maniezzo, V., & Colorni, A. (1996). Ant system: optimization by a colony of cooperating agents. IEEE Transactions on Systems, Man, and Cybernetics, Part (Cybernetics), 26(1), 29-41.

[32]. Elkalashy, N. I., Kawady, T. A., Khater, W. M., & Taalab, A. M. I. (2016). Unsynchronized fault-location technique for double-circuit transmission systems independent of line parameters. IEEE Transactions on Power Delivery, 31(4), 1591-1600.

[33]. Elmubark, O. A. E. A. E. (2011). Fault Detection, Classification and Location in Power Transmission Line System using Artificial Neural Networks (Doctoral Dissertation, Sudan University of Science and Technology).

[34]. Fausett, L. & Fausett, L. (1994). Fundamentals of Neural Networks: Architectures, Algorithms, and Applications (No. 006.3). Prentice-Hall,.

[35]. Fidanova, S. & Durchova, M. (2005, June). Ant algorithm for grid scheduling problem. In International Conference on Large-Scale Scientific Computing (pp. 405-412). Springer, Berlin, Heidelberg.

[36]. Gale, P. F., Crossley, P. A., Bingyin, X., Ge, Y., Cory, B. J., & Barker, J. R. G. (1993). Fault location based on travelling waves. In Proc. Fifth International Conference on Developments in Power System Protection (pp. 54-59).

[37]. Gurney, K. (1997). An Introduction to Neural Networks. CRC Press.

[38]. Hagan, M. T., Demuth, H. B., & Beale, M. H. (1996). Neural Network Design. Boston Massachusetts PWS, 2, 734.

[39]. Haykin, S. (1994). Neural Networks. A Comprehensive Foundation. Macmillan Collage Publishing Company, Inc., New York.

[40]. Karaboga, D. & Akay, B. (2009, March). Artificial Bee Colony (ABC), harmony search and bees algorithms on numerical optimization. In Innovative Production Machines and Systems Virtual Conference.

[41]. Kaur, A., & Goyal, S. (2011). A bee colony optimization algorithm for fault coverage based regression test suite prioritization. International Journal of Advanced Science and Technology, 29, 17-30.

[42]. Kaur, A., & Goyal, S. (2011). A survey on the applications of bee colony optimization techniques. International Journal on Computer Science and Engineering, 3(8), 3037-3046.

[43]. Kennedy, J. & Eberhart, R. C. (1995). Particle swarm optimization. In Proceedings of the IEEE International Joint Conference on Neural Networks, (Vol. 4, pp. 1942-1948).

[44]. Kezunovic, M. (1997). A survey of neural net applications to protective relaying and fault analysis. Engineering Intelligent Systems for Electrical Engineering and Communications, 5, 185-192.

[45]. Koley, E., Jain, A., Thoke, A. S., Jain, A., & Ghosh, S. (2011, September). Detection and classification of faults on six phase transmission line using ANN. In Computer and n d Communication Technology (ICCCT), 2011 2 International Conference on (pp. 100-103). IEEE.

[46]. Kuok, K. K., Harun, S., & Shamsuddin, S. M. (2010). Particle swarm optimization feed forward neural network for hourly rainfall-runoff modeling in Bedup Basin, Malaysia. International Journal of Civil & Environmental Engineering, 9(10), 9-18.

[47]. Lee, C. Y., Shen, Y. X., Cheng, J. C., Li, Y. Y., & Chang, C. W. (2009). Neural networks and particle swarm optimization based MPPT for small wind power generator. World Academy of Science, Engineering and Technology, 60(2009), 17-23.

[48]. Lewis, L. J. (1951). Traveling wave relations applicable to power-system fault locators. Transactions of the American Institute of Electrical Engineers, 70(2), 1671- 1680.

[49]. Lopes, F. V., Silva, K. M., Costa, F. B., Neves, W. L. A., & Fernandes, D. (2015). Real-time traveling-wave-based fault location using two-terminal unsynchronized data. IEEE Transactions on Power Delivery, 30(3), 1067-1076.

[50]. Moghadas, R. K. & Gholizadeh, S. (2008). A New Wavelet Back Propagation Neural Networks for Structural Dynamic Analysis. Engineering Letters, 16(1).

[51]. Navrat, P., Jelinek, T., & Jastrzembska, L. (2009, December). Bee hive at work: A problem solving, optimizing mechanism. In Nature & Biologically Inspired Computing, 2009. NaBIC 2009. World Congress on (pp. 122-127). IEEE.

[52]. Nhicolaievna, P. N. & Thanh, L. V. (2008). Bee Colony Algorithm for the Multidimensional Knapsack Problem. Proceedings of the International Multi Conference of

[53]. Niebur, D. & El-Sharkawi, M. (1996). Tutorial course on artificial neural networks with applications to power systems. In IEEE Power Engineering Society (pp. 117-125).

[54]. Saab, S. M., El-Omari, N. K. T., & Hussein, H. O. (2009). Developing optimization algorithm using artificial bee colony system. Ubiquitous Computing and Communication Journal, 4(5), 15-19.

[55]. Sahel, S. S. D. & Boudour, M. Application of particle swarm optimization based neural network to fault th classification. In Electrical Engineering (ICEE), 2015 4 International Conference on (pp. 1-4). IEEE.

[56]. Sahel, S. S. D. & Boudour, M. (2013). Fault Location in Transmission Lines using BP Neural Network Trained with PSO Algorithm. Journal of Energy and Power Engineering, 7(3), 603-611.

[57]. Sallim, J., Hussin, W., Syahrir, W. M., Abdullah, R., Khader, A. & Tajudin, A. (2007). A Background Study on Ant Colony Optimization Metaheuristic and its Application Principles in Resolving Three Combinatorial Optimization Problem. In National Conference on Software Engineering and Computer Systems, Legend Resort Kuantan.

[58]. Sanaye-Pasand, M. & Khorashadi-Zadeh, H. (2006). An extended ANN-based high speed accurate distance protection algorithm. International Journal of Electrical Power & Energy Systems, 28(6), 387-395.

[59]. Sekine, Y., Akimoto, Y., Kunugi, M., Fukui, C., & Fukui, S. (1992). Fault diagnosis of power systems. Proceedings of the IEEE, 80(5), 673-683.

[60]. Sekine, Y., Okamoto, H., & Shibamoto, T. (1989, July). Fault section estimation using cause-effect network. In nd Proceedings of 2 Symposium on Expert System Application to Power Systems (pp. 277-282).

[61]. Shi, Y. (2001). Particle swarm optimization: developments, applications and resources. In Evolutionary Computation, 2001. Proceedings of the 2001 Congress on (Vol. 1, pp. 81-86). IEEE.

[62]. Stanarevic, N., Tuba, M., & Bacanin, N. (2011). Modified Artificial Bee Colony algorithm for constrained problems optimization. International Journal of Mathematical Models and Methods in Applied Sciences, 5(3), 644-651.

[63]. Tang, Y., Wang, H. F., Aggarwal, R. K., & Johns, A. T. (2000). Fault indicators in transmission and distribution systems. In Electric Utility Deregulation and Restructuring and Power Technologies, 2000. Proceedings. DRPT 2000. International Conference on (pp. 238-243). IEEE.

[64]. Tayeb, E. B. M. & Rhim, O. A. A. A. (2011, September). Transmission line faults detection, classification and location using artificial neural network. In Utility Exhibition on Power and Energy Systems: Issues & Prospects for Asia (ICUE), 2011 International Conference and (pp. 1-5). IEEE.

[65]. Teodorovic, D. & Dell'Orco, M. (2005). Bee colony optimization–a cooperative learning approach to complex transportation problems. Advanced OR and AI Methods in Transportation, 51-60.

[66]. Tsai, P. W., Pan, J. S., Liao, B. Y., & Chu, S. C. (2009). Enhanced artificial bee colony optimization. International Journal of Innovative Computing, Information and Control, 5(12), 5081-5092.

[67]. Wong, L. P., Low, M. Y. H., & Chong, C. S. (2010). Bee colony optimization with local search for traveling salesman problem. International Journal on Artificial Intelligence Tools, 19(03), 305-334.

[68]. Yang, X. S. (2005). Engineering optimizations via nature-inspired virtual bee algorithms. Artificial Intelligence and Knowledge Engineering Applications: A Bioinspired Approach, 317-323

Full Article (HTML)

Pdf

Survey Paper

Electromigration – A Brief Survey

Satigouda Patil* , H. P. Rajani**

* Research Scholar, VTU, Belgaum, India

** Professor, Department of Electronics and Communication Engineering, KLESCET, Belagavi, India.

PATIL, S., and Rajani, H. P. (2017). Electromigration – A Brief Survey. i-manager’s Journal on Circuits and Systems, 5(3), 31-37. https://doi.org/10.26634/jcir.5.3.13814

Abstract

As the feature size shrinks, Electromigration (EM) becomes a more critical reliability issue in IC design. EM around the via structures account for much of the reliability problems in ICs [13]. Electromigration is increasingly relevant to physical design of the electronic circuits. It is caused by excess current density stress in the interconnect. The ongoing reduction of the circuit feature sizes has aggravated the problem over last couple of years. It is therefore an important reliability issue to consider electromigration-related design parameters during physical design as life-span of the chip is defined by how well EM verification is done for that chip. So EM is a very important check to be taken care in reliability checks. Literature deals with different aspect of EM in [1], [2], [10], [21], and [22]. In this paper, an effort is made to review different aspects of EM, solution proposed and scope for improvement. The authors have reviewed and identified various fascinating issues and possible solutions to address them.

References

[1]. Chen, L. D., Lin, B. L., Hsieh, M. H., Chang, C. W., Tsai, J. S. Peng, J. C. et al. (2015, April). Study of a new electromigration failure mechanism by novel test structure. In Reliability Physics Symposium (IRPS), 2015 IEEE International (pp. 2D-5). IEEE.

[2]. de Paris, L., Posser, G., & Reis, R. (2016, May). Electromigration aware circuits by using special signal nondefault routing rules. In Circuits and Systems (ISCAS), 2016 IEEE International Symposium on (pp. 2795-2798). IEEE.

[3]. Jain, P. & Jain, A. (2011, January). Accurate Estimation of Signal Currents for Reliability Analysis considering Advanced Waveform-Shape effects. In VLSI Design (VLSI Design), 2011 24^th International Conference on (pp. 118- 123). IEEE.

[4]. Kludt, J., Weide-Zaage, K., Ackermann, M., Kovacs, C., & Hein, V. (2014, June). Reliability performance of different layouts of wide metal tracks. In Reliability Physics Symposium, 2014 IEEE International (pp. IT-4). IEEE.

[5]. Kuznetsov, G. V. & Sheremet, M. A. (2011). Conjugate natural convection. In Jenus Liening, Elec-tro migration and its impact on physical design in future technologies, VLSI Design Conf. 2013.

[6]. Li, B., Harmon, D., Gill, J., Chen, F., & Sullivan, T. (2004, October). Thermal and electromigration challenges for advanced interconnects. In Integrated Reliability Workshop Final Report, 2004 IEEE International (pp. 46-51). IEEE.

[7]. Li, D. A., & Marek-Sadowska, M. (2014, March). Estimating true worst currents for power grid electromigration analysis. In Quality Electronic Design (ISQED), 2014 15^thInternational Symposium on (pp. 708- 714). IEEE.

[8]. Li, X., Huang, B., Qin, J., Zhang, X., Talmor, M., Gur, Z., & Bernstein, J. B. (2005, March). Deep submicron CMOS integrated circuit reliability simulation with SPICE. In Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on (pp. 382-389). IEEE.

[9]. Lienig, J. (2005, April). Interconnect and current density stress: An introduction to electromigration-aware design. In Proceedings of the 2005 International Workshop on System Level Interconnect Prediction (pp. 81-88). ACM.

[10]. Lienig, J., & Jerke, G. (2005, January). Electromigration-aware physical design of intergrated th circuits. In VLSI Design, 2005. 18 International Conference on (pp. 77-82). IEEE.

[11]. Maex, K., Stucchi, M., Bamal, M., Grossar, E., Dehaene, W., Papanikolaou, A. et al. (2005, May). Technology aware design and design aware technology. In Integrated Circuit Design and Technology, 2005. ICICDT 2005. 2005 International Conference on (pp. 77-81). IEEE.

[12]. Malucci, R. D. (2013, September). The impact of electro-migration on various contact materials. In Holm th Conference on Electrical Contacts (HOLM), 2013 IEEE 59 (pp. 1-8). IEEE.

[13]. Pak, J., Yu, B., & Pan, D. Z. (2015, January). Electromigration-aware redundant via insertion. In Design Automation Conference (ASP-DAC), 2015 20^th Asia and South Pacific (pp. 544-549). IEEE.

[14]. Papanikolaou, A., Wang, H., Miranda, M., Catthoor, F., & Dehaene, W. (2008). Reliability issues in deep deep submicron technologies: Time-dependent variability and its impact on embedded system design. In VLSI-SoC: Research Trends in VLSI and Systems on Chip (pp. 119-141). Springer, Boston, MA.

[15]. Posser, G., Mishra, V., Jain, P., Reis, R., & Sapatnekar, S. S. (2016). Cell-internal electromigration: Analysis and pin placement based optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 35(2), 220-231.

[16]. Reddy, V., Krishnan, A., et al. (2002). Impact of Negative Bias Temperature Instability on Digital Circuit Reliability, Intl. Reliability Physics Symp. (pp. 248–254).

[17]. Tan, C. M. (2014, June). Electromigration simulation at circuit levels. In Reliability Physics Symposium, 2014 IEEE International (pp. 5A-1). IEEE.

[18]. Tökei, Z., Li, Y. L., & Beyer, G. P. (2005). Reliability challenges for copper low-k dielectrics and copper diffusion barriers. Microelectronics Reliability, 45(9-11), 1436-1442.

[19]. VLSI CAD LAB, University of California, Santa Barbara.

[20]. Yang, S. F. & Chien, W. T. K. (2015). Electromigration lifetime optimization by uniform designs and a new lifetime index. IEEE Transactions on Reliability, 64(4), 1158-1163.

[21]. Zhang, Z., Basavalingappa, A., Lloyd, J. R., Tan, J., & Justison, P. (2014, June). Effect of via arrangement on electromigration performance. In Reliability Physics Symposium, 2014 IEEE International (pp. IT-6). IEEE.

[22]. Zhao, X. (2016, March). Exploration on electromigration short length effect of Low-K Cu interconnect. In Semiconductor Technology International Conference (CSTIC), 2016 China (pp. 1-2). IEEE.

Full Article (HTML)

Pdf

Research Paper

A High Speed Arithmetic Architecture of Parallel Multiplier-Accumulator (MAC) Based on Radix-2 Modified Booth Algorithm

Ishita Verma* , Priyanka Ghosh, Upendra Soni*, Dharmendra Singh****

- UG Scholar, Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Institute of Professional Management and Technology (SSIPMT), Bhilai, India.

-**** Assistant Professor, Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Institute of Professional Management and Technology (SSIPMT), Bhilai, India.

Verma, I., Ghosh , P., Soni, U., and Singh, D. (2017). A High Speed Arithmetic Architecture of Parallel Multiplier-Accumulator (MAC) Based on Radix-2 Modified Booth Algorithm. i-manager’s Journal on Circuits and Systems, 5(3), 38-42. https://doi.org/10.26634/jcir.5.3.13866

Abstract

In this paper, a new architecture is proposed for multiplier and Accumulator to increase the arithmetic operation. Multiplication and accumulation will help in improving the performance of multiplier. The Radix-2 modified booth algorithm is used for the reduction of partial products. The parallel multiplier can be such as radix 2 modified booth algorithm is used to improve the computations; this can be achieved using fewer adder and steps. By using Radix-2 modified booth multiplier algorithm the high speed of operation can be achieved.

References

[1]. Aparna, P. R. & Thomas, N. (2012, February). Design and implementation of a high performance multiplier using HDL. In Computing, Communication and Applications (ICCCA), 2012 International Conference on (pp. 1-5). IEEE.

[2]. Baba, S. K. & Rajaramesh, D. (2013). Design and implementation of advanced modified booth encoding multiplier. Int. J. Eng. Sci. Inven., 2(8), 60-68.

[3]. Dally, W. J. & Lacy, S. (1999, March). VLSI architecture: past, present, and future. In Advanced Research in VLSI, 1999. Proceedings. 20^thAnniversary Conference on (pp. 232-241). IEEE.

[4]. Kaur, J. (2013). Design and Implementation of an efficient Modified Booth Multiplier using VHDL. International Journal of Advances in Engineering Sciences, 3(3), 78-81.

[5]. Kiruthika, S., Kumar, R. N., & Valarmathy, D. S. (2013). Comparative Analysis of 4-Bit Multipliers using Low Power 8- Transistor Full Adder Cells. International Journal of Emerging Technology and Advanced Engineering, 3(1), 1488-1492.

[6]. Kudithipudi, D. & John, E. (2005). Implementation of low power digital multipliers using 10 transistor adder blocks. Journal of Low Power Electronics, 1(3), 286-296.

[7]. Kuo, T. H., Lin, H. C., Potter, R. C., & Schupe, D. (1993). Multiple-valued counter. IEEE Transactions on Computers, 42(1), 106-109.

[8]. Marimuthu, C. N. & Thangaraj, P. (December, 2008). Low Power High Performance Multiplier. In ICGST-PDCS (Vol. 8, No. 1).

[9]. Mathew, K., Latha, S. A., Ravi, T., & Logashanmugam, E. (2013). Design and analysis of array multiplier using an area efficient full adder cell in 32 nm CMOS technology. International Journal of Engineering and Science, 2(3), 8-16.

[10]. Namdeo, A. J. P. (2012). Low Power VLSI Techniques using Booth Algorithm for Digital Filter for Hearing aid Applications. International Journal of Engineering and Innovative Technology (IJEIT), 1(2), 109-111.

[11]. Pedram, M. (1999). Power Simulation and Estimation in VLSI Circuits. In VLSI Handbook. CRC Press, Inc.

[12]. Pohane, G. & Sharma, S. (2015). VLSI Designing of High Speed Parallel Multiplier Accumulator Based on Radix 4 Booths Multiplier. Int. Journal of Application or Innovation in Engineering and Management, 4(3), 33-39.

[13]. Poornima, M., Patil, S. K., Shivukumar, S. K., & Sanjay, H. (2013). Implementation of multiplier using vedic algorithm. International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2(6), 219-223.

[14]. Seo, Y. H. & Kim, D. W. (2010). A new VLSI architecture of parallel multiplier–accumulator based on Radix-2 modified Booth algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(2), 201-208.

[15]. Swee, K. L. S. & Hiung, L. H. (2012, June). Performance comparison review of 32-bit multiplier designs. In Intelligent and Advanced Systems (ICIAS), 2012 4^th International Conference on (Vol. 2, pp. 836-841). IEEE.

[16]. Vasudev, G. & Hegadi, R. (2012). Design and Development of 8-Bits Fast Multiplier for Low Power Applications. International Journal of Engineering and Technology, 4(6), 774-780.

i-manager's Journal on Circuits and Systems (JCIR)

Current Issue Vol. 11 Issue 2

Most Read

Most Cited

Volume 5 Issue 3 June - August 2017

Performance Analysis of Adder Circuits Using FINFET'S

V. Nancharaiah * , R. Ramana Reddy**, N. Balaji***

Vejendla, N., Reddy, P. R., Balaji, N. (2017). Performance Analysis of Adder Circuits Using FINFET'S. i-manager’s Journal on Circuits and Systems, 5(3), 1-9. https://doi.org/10.26634/jcir.5.3.13811

Abstract

References

Full Article (HTML)

Pdf

Performance of Vector Controlled Dual Inverter Fed Open-End Winding Induction Motor Drive Using SVPWM Techniques

M. Ranjit* , T. Brahmananda Reddy**, Surya Kalavathi M***

Ranjit, M., Reddy, T. B., Suryakalavathi, M. (2017). Performance of Vector Controlled Dual Inverter Fed Open-End Winding Induction Motor Drive Using SVPWM Techniques. i-manager’s Journal on Circuits and Systems, 5(3), 10-16. https://doi.org/10.26634/jcir.5.3.13812

Abstract

References

Full Article (HTML)

Pdf

Fault Location Estimation Systems: A Critical Review

A. Sanad Ahmed* , Mahmoud Abdallah Attia**, Nabil M. Hamed***, Almoataz Y. Abdelaziz****

* Deputy Project Manager, Siemens S.A.E, Egypt. **,*** Assistant Professor, Department of Electric Power and Machines, Ain Shams University, Egypt. **** Professor, Department of Electrical Power Engineering, Ain Shams University, Egypt.

Sanad, A. A., Attia, M. A., Hamed, N. M., Abdelaziz, A. Y. (2017). Fault Location Estimation Systems: A Critical Review. i-manager’s Journal on Circuits and Systems, 5(3), 17-30. https://doi.org/10.26634/jcir.5.3.13813

Abstract

References

Full Article (HTML)

Pdf

Electromigration – A Brief Survey

Satigouda Patil* , H. P. Rajani**

* Research Scholar, VTU, Belgaum, India ** Professor, Department of Electronics and Communication Engineering, KLESCET, Belagavi, India.

PATIL, S., and Rajani, H. P. (2017). Electromigration – A Brief Survey. i-manager’s Journal on Circuits and Systems, 5(3), 31-37. https://doi.org/10.26634/jcir.5.3.13814

Abstract

References

Full Article (HTML)

Pdf

A High Speed Arithmetic Architecture of Parallel Multiplier-Accumulator (MAC) Based on Radix-2 Modified Booth Algorithm

Ishita Verma* , Priyanka Ghosh**, Upendra Soni***, Dharmendra Singh****

Verma, I., Ghosh , P., Soni, U., and Singh, D. (2017). A High Speed Arithmetic Architecture of Parallel Multiplier-Accumulator (MAC) Based on Radix-2 Modified Booth Algorithm. i-manager’s Journal on Circuits and Systems, 5(3), 38-42. https://doi.org/10.26634/jcir.5.3.13866

Abstract

References

Full Article (HTML)

Pdf

V. Nancharaiah * , R. Ramana Reddy, N. Balaji*

M. Ranjit* , T. Brahmananda Reddy, Surya Kalavathi M*

A. Sanad Ahmed* , Mahmoud Abdallah Attia, Nabil M. Hamed*, Almoataz Y. Abdelaziz****

* Deputy Project Manager, Siemens S.A.E, Egypt.

,* Assistant Professor, Department of Electric Power and Machines, Ain Shams University, Egypt.

**** Professor, Department of Electrical Power Engineering, Ain Shams University, Egypt.

* Research Scholar, VTU, Belgaum, India

** Professor, Department of Electronics and Communication Engineering, KLESCET, Belagavi, India.

Ishita Verma* , Priyanka Ghosh, Upendra Soni*, Dharmendra Singh****