A High Speed Arithmetic Architecture of Parallel Multiplier-Accumulator (MAC) Based on Radix-2 Modified Booth Algorithm

Ishita Verma*, Priyanka Ghosh**, Upendra Soni***, Dharmendra Singh****
*-** UG Scholar, Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Institute of Professional Management and Technology (SSIPMT), Bhilai, India.
***-**** Assistant Professor, Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Institute of Professional Management and Technology (SSIPMT), Bhilai, India.
Periodicity:June - August'2017
DOI : https://doi.org/10.26634/jcir.5.3.13866

Abstract

In this paper, a new architecture is proposed for multiplier and Accumulator to increase the arithmetic operation. Multiplication and accumulation will help in improving the performance of multiplier. The Radix-2 modified booth algorithm is used for the reduction of partial products. The parallel multiplier can be such as radix 2 modified booth algorithm is used to improve the computations; this can be achieved using fewer adder and steps. By using Radix-2 modified booth multiplier algorithm the high speed of operation can be achieved.

Keywords

How to Cite this Article?

Verma, I., Ghosh , P., Soni, U., and Singh, D. (2017). A High Speed Arithmetic Architecture of Parallel Multiplier-Accumulator (MAC) Based on Radix-2 Modified Booth Algorithm. i-manager’s Journal on Circuits and Systems, 5(3), 38-42. https://doi.org/10.26634/jcir.5.3.13866

References

[1]. Aparna, P. R. & Thomas, N. (2012, February). Design and implementation of a high performance multiplier using HDL. In Computing, Communication and Applications (ICCCA), 2012 International Conference on (pp. 1-5). IEEE.
[2]. Baba, S. K. & Rajaramesh, D. (2013). Design and implementation of advanced modified booth encoding multiplier. Int. J. Eng. Sci. Inven., 2(8), 60-68.
[3]. Dally, W. J. & Lacy, S. (1999, March). VLSI architecture: past, present, and future. In Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on (pp. 232-241). IEEE.
[4]. Kaur, J. (2013). Design and Implementation of an efficient Modified Booth Multiplier using VHDL. International Journal of Advances in Engineering Sciences, 3(3), 78-81.
[5]. Kiruthika, S., Kumar, R. N., & Valarmathy, D. S. (2013). Comparative Analysis of 4-Bit Multipliers using Low Power 8- Transistor Full Adder Cells. International Journal of Emerging Technology and Advanced Engineering, 3(1), 1488-1492.
[6]. Kudithipudi, D. & John, E. (2005). Implementation of low power digital multipliers using 10 transistor adder blocks. Journal of Low Power Electronics, 1(3), 286-296.
[7]. Kuo, T. H., Lin, H. C., Potter, R. C., & Schupe, D. (1993). Multiple-valued counter. IEEE Transactions on Computers, 42(1), 106-109.
[8]. Marimuthu, C. N. & Thangaraj, P. (December, 2008). Low Power High Performance Multiplier. In ICGST-PDCS (Vol. 8, No. 1).
[9]. Mathew, K., Latha, S. A., Ravi, T., & Logashanmugam, E. (2013). Design and analysis of array multiplier using an area efficient full adder cell in 32 nm CMOS technology. International Journal of Engineering and Science, 2(3), 8-16.
[10]. Namdeo, A. J. P. (2012). Low Power VLSI Techniques using Booth Algorithm for Digital Filter for Hearing aid Applications. International Journal of Engineering and Innovative Technology (IJEIT), 1(2), 109-111.
[11]. Pedram, M. (1999). Power Simulation and Estimation in VLSI Circuits. In VLSI Handbook. CRC Press, Inc.
[12]. Pohane, G. & Sharma, S. (2015). VLSI Designing of High Speed Parallel Multiplier Accumulator Based on Radix 4 Booths Multiplier. Int. Journal of Application or Innovation in Engineering and Management, 4(3), 33-39.
[13]. Poornima, M., Patil, S. K., Shivukumar, S. K., & Sanjay, H. (2013). Implementation of multiplier using vedic algorithm. International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2(6), 219-223.
[14]. Seo, Y. H. & Kim, D. W. (2010). A new VLSI architecture of parallel multiplier–accumulator based on Radix-2 modified Booth algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(2), 201-208.
[15]. Swee, K. L. S. & Hiung, L. H. (2012, June). Performance comparison review of 32-bit multiplier designs. In Intelligent and Advanced Systems (ICIAS), 2012 4th International Conference on (Vol. 2, pp. 836-841). IEEE.
[16]. Vasudev, G. & Hegadi, R. (2012). Design and Development of 8-Bits Fast Multiplier for Low Power Applications. International Journal of Engineering and Technology, 4(6), 774-780.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.