References
[1]. Aparna, P. R. & Thomas, N. (2012, February). Design and implementation of a high performance multiplier using HDL. In Computing, Communication and Applications (ICCCA), 2012 International Conference on (pp. 1-5). IEEE.
[2]. Baba, S. K. & Rajaramesh, D. (2013). Design and implementation of advanced modified booth encoding multiplier. Int. J. Eng. Sci. Inven., 2(8), 60-68.
[3]. Dally, W. J. & Lacy, S. (1999, March). VLSI architecture: past, present, and future. In Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on (pp. 232-241). IEEE.
[4]. Kaur, J. (2013). Design and Implementation of an efficient Modified Booth Multiplier using VHDL. International Journal of Advances in Engineering Sciences, 3(3), 78-81.
[5]. Kiruthika, S., Kumar, R. N., & Valarmathy, D. S. (2013). Comparative Analysis of 4-Bit Multipliers using Low Power 8- Transistor Full Adder Cells. International Journal of Emerging Technology and Advanced Engineering, 3(1), 1488-1492.
[6]. Kudithipudi, D. & John, E. (2005). Implementation of low power digital multipliers using 10 transistor adder blocks. Journal of Low Power Electronics, 1(3), 286-296.
[7]. Kuo, T. H., Lin, H. C., Potter, R. C., & Schupe, D. (1993). Multiple-valued counter. IEEE Transactions on Computers, 42(1), 106-109.
[8]. Marimuthu, C. N. & Thangaraj, P. (December, 2008). Low Power High Performance Multiplier. In ICGST-PDCS (Vol. 8, No. 1).
[9]. Mathew, K., Latha, S. A., Ravi, T., & Logashanmugam, E. (2013). Design and analysis of array multiplier using an area efficient full adder cell in 32 nm CMOS technology. International Journal of Engineering and Science, 2(3), 8-16.
[10]. Namdeo, A. J. P. (2012). Low Power VLSI Techniques using Booth Algorithm for Digital Filter for Hearing aid Applications. International Journal of Engineering and Innovative Technology (IJEIT), 1(2), 109-111.
[11]. Pedram, M. (1999). Power Simulation and Estimation in VLSI Circuits. In VLSI Handbook. CRC Press, Inc.
[12]. Pohane, G. & Sharma, S. (2015). VLSI Designing of High Speed Parallel Multiplier Accumulator Based on Radix 4 Booths Multiplier. Int. Journal of Application or Innovation in Engineering and Management, 4(3), 33-39.
[13]. Poornima, M., Patil, S. K., Shivukumar, S. K., & Sanjay, H. (2013). Implementation of multiplier using vedic algorithm. International Journal of Innovative Technology and Exploring Engineering (IJITEE), 2(6), 219-223.
[14]. Seo, Y. H. & Kim, D. W. (2010). A new VLSI architecture of parallel multiplier–accumulator based on Radix-2 modified Booth algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(2), 201-208.
[15]. Swee, K. L. S. & Hiung, L. H. (2012, June). Performance comparison review of 32-bit multiplier designs. In Intelligent and Advanced Systems (ICIAS), 2012 4th International Conference on (Vol. 2, pp. 836-841). IEEE.
[16]. Vasudev, G. & Hegadi, R. (2012). Design and Development of 8-Bits Fast Multiplier for Low Power Applications. International Journal of Engineering and Technology, 4(6), 774-780.
