i-manager's Journal on Embedded Systems (JES)


Volume 4 Issue 1 February - April 2015

Research Paper

Embedded Systems for the Internet of ThingsIn Product Design Education

Tom Page*
Senior Lecturer, Department of Electronic Product Design, Loughborough University, UK.
Page,T. (2015). Embedded Systems for the Internet of Things In Product Design Education. i-manager’s Journal on Embedded Systems, 4(1), 1-13. https://doi.org/10.26634/jes.4.1.3690

Abstract

The objective of this work identified whether there is a need to incorporate the Internet of Things (IoT) into the product design curriculum at the Loughborough Design School. Initial research into the subject area comprised an extensive literature review into the origins, growth, challenges and enabling technologies for the IoT. Furthermore, this work explored literature around IoT within the current curriculum and for product designers and graduates, however. Whilst this work considers the possibilities and capabilities through various visions and methods of application, the fundamentals of the technical side are considered in order to understand these possibilities for the IoT as a subject. A mixed-method research approach was design which used a structured questionnaire survey for product design students and interviews with design lecturers. The results revealed a majority agreement into the need and interest for the Loughborough Design School to incorporate IoT subject matter, however, with much debate (Ruhini, 2012) and discussion into how this may be envisioned. The work conclude with implementation through a mixed approach between basic technical teaching of microcontroller design applications combined with project-led problem based learning allowing students to combine their design skills into product concepts and prototypes in order to realise and develop the future Internet of Things. (Engk, 2014) (Hamblen, 2013).

Research Paper

Circuit Merging Versus Dynamic Partial Reconfiguration - The HoMade Implementation

Jean Perier* , Wissem Chouchene**, Jean-Luc Dekeyser***
* Student, Polytechnic Paris, France.
** Research scholar, University of Sciences and Technologies, France.
*** Professor, Department of Computer Science, University of Sciences and Technologies, France
Perier,J., ,Chouchene,W., and Dekeyser,J. (2015). Circuit Merging Versus Dynamic Partial Reconfiguration - The H Made Implementation. i-manager’s Journal on Embedded Systems, 4(1), 14-23. https://doi.org/10.26634/jes.4.1.3691

Abstract

One goal of reconfiguration is to save power and the occupied resources. In this paper, we compare two different kinds of reconfiguration available on Field-Programmable Gate Arrays (FPGA) and authors discuss their pros and cons. The first method that we study is circuit merging. This type of reconfiguration methods consists of sharing common resources between different circuits. The second method that we explore is Dynamic Partial Reconfiguration (DPR). It is specific to some FPGA, allowing well defined reconfigurable parts to be modified during run-time. Authors show that DPR, when available, has good and more predictable result in terms of occupied area. There is still a huge overhead in terms of time and power consumption during the reconfiguration phase. Therefore, authors show that circuit merging remains an interesting solution on FPGA because it is not vendor specific and the reconfiguration time is around a clock cycle. Besides, good merging algorithms exist even-though FPGA physical synthesis flow makes it hard to predict the real performance of the merged circuit during the optimization. We establish the comparison in the context of the HoMade processor.

Research Paper

Development of Real Time Embedded Control System for Transfer Arm Examination Facility in PFBR

R.Poornima* , G. Kannan**
* PG Scholar, Department of Electronics and Communication, B.S. Abdur Rahman University, Chennai, India.
** Assistant Professor, Department of Electronics and Communication, B.S. Abdur Rahman University, Chennai, India.
Poornima.R., and Kannan.G. (2015), Development of Real Time Embedded Control System for Transfer Arm Examination Facility in PFBR. i-manager’s Journal on Embedded Systems, 4(1), 24-27. https://doi.org/10.26634/jes.4.1.3692

Abstract

Transfer Arm (TA) is an offset arm type fuel-handling machine which is designed to handle core sub-assemblies consisting of fuel, absorber, blanket and reflector sub assemblies. The Transfer Arm Examination Facility (TAEF) control system is to facilitate the operation of Transfer Arm from the local control panel. The control system controls the raising and lowering of Guide Tube, raising and lowering of Gripper Hoist, rotation of Top Structure, opening and closing of Gripper Fingers and locking and unlocking of gripper hoist. The embedded control system has to be highly reliable as it will affect the safety and availability of nuclear plant. Hence, it is proposed to develop a real time embedded control system to carry out the safe operations on Transfer Arm. The project work involves, modelling the control logics (interlocks) using Safety Critical Application Development Environment (SCADE) suite, carryout the model coverage and simulation analysis and formal verification of the model using design verifier of the SCADE suite by creating few critical properties. The SCADE generated code has to be integrated with the hardware using cross complier, generate executable file and test the functionality system. The manual code shall contain necessary diagnostic logics to test the healthiness of the system. Adequate test cases have to be generated from the requirements. The status of all drives will be monitored through a GUI.

Research Paper

Virtual Experiments in Physics through Computer Technology: Simulation Model of Thevenin Theorem

K. R. Patel* , V.D. Patel**
* Assistant Professor, Sheth M. N. Science College, Patan, India.
** Associate Professor, Municipal Arts & Urban Bank Science College, Mehsana, India.
Patel.K.R., and Patel.V.D. (2015). Virtual Experiments in Physics through Computer Technology: Simulation Model of Thevenin Theorem. i-manager’s Journal on Embedded Systems, 4(1), 28-31. https://doi.org/10.26634/jes.4.1.3693

Abstract

This paper concerned an application of SCADA (Supervisory Control And Data Acquisition) in the field of electronics. In this paper, authors build up controlled simulation of Thevenin Theorem in the interest of student's practical work. A Wonderware (Intouch 9.0 – Demo), SCADA system was used to build up simulation. Visual basic language is used to program appropriate components of simulation to obtain identical simulation. Entire simulations build up in two separate parts in a single combined application. One Part will provide experimental platform of actual circuit containing three resistors and one source. Second Part provides equivalent replaced circuit containing one source and one resistor as per Thevenin theorem. Simulation contain all required components like Variable Power source, Voltmeter, Ameter, Cables, Resistors which were used in the actual experiment. A group of students were examined to determine the capability of simulation model.

Research Paper

FGPA Usage of Modified Diffie-Hellman Key Trade calculation utilizing Zero Knowledge Proof

Sri Harsha Davuluri* , Srinivas Bachu**, K. Satya Sujith***
*_**_*** Assistant Professor, Department of Electronics and Communication Engineering, Guru Nanak Institutions Technical Campus, Hyderabad, Telangana, India.
Davuluri,S,H., Bachu,S., and Sujith,S.K. (2015). FGPA Usage of Modified Diffie-Hellman Key Trade calculation utilizing Zero Knowledge Proof. i-manager’s Journal on Embedded Systems, 4(1), 32-40. https://doi.org/10.26634/jes.4.1.3694

Abstract

There are networks and entity groupings that require authentications while preserving the privacy of the entity being authenticated. Zero – Knowledge Proof (ZKP) plays a vital role in authentications without revealing the secret information. The proposed work carries criticism of ZKP, and Diffie–Hellman Key Exchange Algorithm (DHKEA). A new ZKP has been proposed based on modifications of the DHKEA. As per the modifications, two versions of the proposed protocols were developed. Verilog HDL is effectively utilized to complete the design of the proposed protocols. Results will be verified through simulations and FPGA target board. The proposed tradition fulfills the ZKP properties and are secured against discrete logarithm strike and man-in-the middle attack. The proposed figuring serves as key exchange count with the development to affirmation organizations.