i-manager Publications

Conventional CMOS Full-Adder for Energy-Efficient Arithmetic Applications Using SR-CPL and DPL

Jayampu Manohar*, P. Hari Krishna**, K.V. Ramanaiah***

* Associate Professor, Department of Electronics and Communication Engineering, Jagan's College of Engineering & Technology, Nellore, Andhra Pradesh, India.

** Assistant Professor, Department of Electronics and Communication Engineering, Priyadarshini College of Engineering & Technology, Nellore, Andhra Pradesh, India.

*** Associate Professor, Department of Electronics and Communication Engineering, Yogi Vemana University, Kadapa, Andhra Pradesh, India.

Periodicity:November - January'2016
DOI : https://doi.org/10.26634/jes.4.4.8116

Abstract

Energy-efficiency is one of the most required features of modern electronic systems designed for high-performance and/or portable applications. Now-a-days the need for having greater computing power based on battery operated mobile devices is increasing. For this, instead of optimizing the conventional delay time and area size, it is also required to minimize the power dissipation while still maintaining the high performance. An adder is an important element of all the arithmetic and logic units. The recent trends in VLSI are moving towards the need of the devices, which consume low power. Binary adders are one of the most basic and widely used in arithmetic operations. Full-adder is the fundamental unit to carry out the addition. Numerous logics have been proposed in the literature to implement full adder using MOS transistors, namely Pass transistor logic, Double pass transistor logic, DVL, CPL, etc. Full-adder implementing with a DPL logic style uses XOR/XNOR gates, and a pass-transistor based multiplexer to obtain the Sum (S_o) output, and SR-CPL logic style uses only XOR/XNOR gates. In both cases, the AND/OR gates are build using a powerless and groundless pass-transistor configuration, respectively, and pass-transistor based multiplexer to get the Carry (C_o ) output. In this paper, DPL (Proposed Method), and SR-CPL are implemented using PSPICE software, among them SR-CPL shows better performance in Power Dissipation and it occupies less area in IC.

Keywords

Adders, Pass Transistor, DVL, DPL, SR-CPL.

How to Cite this Article?

Manohar,J., Krishna,H.P., and Ramanaiah.K.V. (2016). Conventional CMOS Full-Adder for Energy-Efficient Arithmetic Applications Using SR-CPL and DPL. i-manager’s Journal on Embedded Systems, 4(4), 21-29. https://doi.org/10.26634/jes.4.4.8116

References

[1]. A.M. Shams and M. Bayoumi, (1999). “Performance evaluation of 1-bit CMOS adder cells”. Proc. IEEE ISCAS, Orlando, FL, Vol. 1, pp. 27–30.

[2]. Keivan Navi, Mohammad Reza Satachi and Omid Daie, (2009). European Journal of Scientific Research, “A High speed Hybrid full adder”.

[3]. K. M. Chu and D. Pulfrey, (1987). “A comparison of CMOS circuit techniques: Differential cascade voltage switch logic versus conventional logic”. IEEE J. Solid-State Circuits, Vol. SC-22, No. 4, pp. 528–532.

[4]. K. Yano, K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, and A. Shimizu, (1990). “A 3.8 ns CMOS 16 16-b multiplier using complementary pass-transistor logic”. IEEE J. Solid-State Circuits, Vol. 25, No. 2, pp. 388–395.

[5]. M. Suzuki, M. Suzuki, N. Ohkubo, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, (1993). “A 1.5 ns 32-b CMOS ALU in double pass-transistor logic”. IEEE J. Solid-State Circuits, Vol. 28, No. 11, pp. 1145–1150.

[6]. R. Zimmerman and W. Fichtner, (1997). “Low-power logic styles: CMOS versus pass-transistor logic”. IEEE J. Solid-State Circuits, Vol. 32, No. 7, pp. 1079–1090.

[7]. M. Zhang, J. Gu, and C. H. Chang, (2003). “A novel hybrid pass logic with static CMOS output drive full-adder cell”. Proc. IEEE Int. Symp. Circuits Syst., pp. 317–320.

[8]. Muhammad H. Rashid, (2003). Introduction to Pspice rd using OrCAD for Circuits and Electronics, 3 Edition, Prentice Hall.

[9]. R. Mahesh and A. P. Vinod, (2008). “A new common subexpression elimination algorithm for realizing lowcomplexity higher order digital filters”. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., Vol. 27, No. 2, pp. 217–229.

[10]. Dimitros Soudris, Christian Piguet, and Costas Goutis, (2002). “Designing CMOS Circuits for Low Power”. European Low Power Initiative for Electronic System Design.

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

Conventional CMOS Full-Adder for Energy-Efficient Arithmetic Applications Using SR-CPL and DPL

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: