References
[1]. A. S. Tadkal and P. Patil, (2014). “Design of serial data
2 communication using dual master and slave I C bus
controller”. International Journal of Electrical, Electronics
and Computer System, Vol. 2, No. 3, pp. 47-50.
[2]. Regu Archana and M.V. Rao, (2014). “Implementation
2 of I C Master bus protocol on FPGA”. Int. Journal of Engineering
Research and Application, Vol. 4, No. 10, pp. 6-10.
[3]. Shen-Fu Hsiao, Chi-Guang Lin, Po-Han Wu and Chia-
Sheng Wen, (2012). “Asynchronous AHB Bus Interface
Designs in a Multiple-Clock-Domain Graphics System”. IEEE
Asia Pacific Conference Circuits and Systems, pp. 408-
411.
[4]. Vincent Himpe, (2011). Mastering the I C bus. Elektor
Verlag Publications.
[5]. Raj Kamal, (2008). Embedded System: Architecture
Programming and Design. Tata McGraw Hill.
[6]. Xilinx, (2008). Spartan-3A/3AN FPGA Starter Kit Board
User Guide, Version 1.1, 2008.
[7]. M. Kovac, (2008). “Asynchronous microcontroller
simulation model in VHDL”. International Journal of Electrical,
Computer, Energetic, Electronic and Communication
Engineering, Vol. 2, No. 9, pp. 1777-1780.
[8]. R.W. Apperson, et al., (2007). “A Scalable Dual-Clock
FIFO for Data Transfers Between Arbitrary and Hal table
Clock Domains”. IEEE Trans. VLSI Systems, Vol. 15, No. 10,
pp. 1125-1133.
[9]. E. Hwang, (2004). Microprocessor Design Principles
and Practices with VHDL. La Sierra University 2004 ISBN: 0-
534-46593-5
[10]. NXP Semiconductor, I C Bus Specification, Version 6.
[11]. OCP-IP Association, (2001). Open Core Protocol
Specification
[12]. P. Venkateswaran, A. Saynal, S. Das, S.K Saynal and R.
Nandi, (2006). “FPGA Based Efficient Interface Model for
2 th Scale-Free Computer Networking using I C Protocol”. 15
International Conference on Computing- CIC 2006, Proc.
Research in Computer Science: Special Issue-Advances in
Computer Science & Eng., ISSN 1870-406, National
Polytechnic Institute, Mexico, Vol. 23, pp 191-198.
