References
[1]. Xiaoping Cui, Weiqiang Liu, Xin Chen, Earl E.
Swartzlander, and Fabrizio Lombardi, (2015). “A modified
partial product generator for redundant binar y
multipliers”. IEEE Transactions on Computers, pp. 0018-
9340.
[2]. Amita, and Nithin Sachdeva, (2014). “Design and
analysis of carry look ahead adder using CMOS
technique”. IOSR-JECE, Vol. 9, pp 92-95.
[3]. Lakshemsha J. and K.R Usha Rani, (2013). “A novel
ripple/carry look-ahead hybrid carry select adder
architecture”. Journal of Computer Applications, Vol. 70,
No. 27.
[4]. Sauvagya Ranjan Sahoo, and Kamala Kanta
Mahapatra, (2012). “Design of low power and high speed
ripple carry adder using modified feed through logic”. In Proc. IEEE Intl. conf. on Communications Devices and
Intelligent Systems (CODIS), pp. 377-380.
[5]. Weinming Jiang, Shuai Tong, Zhanfeng Zhang
(2010). “A parallel feedback carry adder based on half
adder”. Information Engineering and Computer science
nd (ICIECS), 2 Intl. conf. on, pp. 1-4.
[6]. S. Kuang, J. Wang, and C. Guo, (2009). “Modified
Booth multiplier with a regular partial product array”. IEEE
Trans. Circuits Syst. II, Vol. 56, pp. 404-408.
[7]. Y. He and C. Chang, (2009). “A new redundant binary
Booth encoding for fast 2-bit multiplier design”. IEEE Trans.
Circuits Syst. I, Reg. Papers, Vol. 56, pp. 1192–1199.
[8]. Y. He and C. Chang, (2008). “A power-delay efficient
hybrid carry look-ahead carry-select based redundant
binary to two's complement converter”. IEEE Trans.
Circuits Syst. I, Reg. Papers, Vol. 55, pp. 336–346.
[9]. J. Kang and J. Gaudiot, (2006). “A simple high-speed
multiplier design”. IEEE Trans. Computers, Vol. 55,
pp.1253-1258.
[10]. Y. He, C. Chang, J. Gu, and H. Fahmy, (2005). “A
novel covalent redundant binary Booth encoder”. In
Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Vol. 1, pp.
69–72.
[11]. N. Besli and R. Deshmukh, (2002). “A novel
Redundant Binary Signed-Digit (RBSD) Booth's encoding”.
In Proc. IEEE Southeast Conf., pp. 426–431.
[12]. Chih-Jen Fang, Chung-HsunHuang, Jinn-Shyan
Wang, and Ching-Weiyeh (2002). “Fast and Compact
Dynamic Ripple Carry Adder”. ASIC, pp. 25-28.
[13]. W. Yeh and C. Jen, (2000). “High-speed Booth
encoded parallel multiplier design”. IEEE Trans.
Computers, Vol. 49, pp. 692-701.
