References
[1]. Matheus Trevisan Moreira, Michel Arendt, Fernando
Gehm Moraes and Ney Laert Vilar Calazans, (2015).
“Static Differential NCL Gates: Toward: Low Power”. IEEE
Transactions on Circuits and Systems-II: Express Briefs, Vol.
62, No. 6, pp. 563-567.
[2]. Justin Roark, and Scott C. Smith, (2012). “Demonstration
of the benefits of Asynchronous Vs Synchronous circuits”.
Fayetteville, AR, University of Arkansas.
[3]. Beerel, P., Ozdag, R., and Ferretti, M. (2010). A
Designer's Guide to Asynchronous VLSI. Cambridge, U.K.
Cambridge Univ. Press.
[4]. Scott C. Smith, and Jia Di, (2009). Designing
Asynchronous Circuits using Null Convention Logic (NCL).
Morgan & Claypool Publishers.
[5]. Scott C. Smith, (2016). NULL conventional Logic (NCL)
paradigm. Retrieved from https://www.ndsu.edu/pubweb/~
scotsmit/ NCL_intro_slides.pdf
[6]. Martin, A., and Nystrom, M. (2006). “Asynchronous
techniques for system-on-chip design”. Proc. IEEE, Vol. 94, No. 6, pp. 1089-1020.
[7]. Alex Kondratyev, (2001). “Multi-rail asynchronous flow
with completion detection and system and method for
designing the same”. Us Patent No. 20020188912 A1.
[8]. Hurst, S. (1969). “An introduction to threshold logic: A
survey of present theory and practice”. Radio Electron.
Eng., Vol.37, No. 6, pp. 339-351.
[9]. Jun Chen, (2008). “Parallel-Prefix structures for binary
n n n and modulo {2 -1;2 ;2 +1}adders”. (Doctoral dissertation,
Oklahoma State University).
[10]. Farhad A. Parsan. and Scott C. Smith, (2013). “CMOS
Implementation of Threshold Gates with Hysteresis”. Fayetteville AR 72701, USA: University of Arkansas.
[11]. Fant, k., and Brandt, S. (1996). “NULL convention logic:
A complete and convention logic for asynchronous digital
circuit synthesis”. In Proc. Int. Conf. ASAP, pp. 261-273.
[12]. J. Sudhakar, A. Mallikarjuna Prasad and Ajit Kumar
Panda, (2015). “Multi objective analysis of NCL threshold
gates return to zero protocols". IOSR Journal of Electronics
and Communication Engineering (IOSR-JECE), Vol. 10, No.
3, pp 12-17.
[13]. Indira P. Dugganapally, et al., (2008). “Design and
Implementation of FPGA configuration Logic Block using
Asynchronous Semi-static NCL Circuits”. 2008 IEEE Explore,
University of Arkanas.
