References
[1]. The Institute of Electrical and Electronic Engineers
Inc., (1985).“IEEE standard for Binary-floating Point
Arithmetic”, ANSI/IEEE Std 754-1985.
[2]. Mike Field (2012). “Introducing the Spartan 3E FPGA
and VHDL”, an ebook, pp. 12-18.
[3]. C. S. Wallace, (1964). “A Suggestion for a Fast
Multiplier”, IEEE trans. on computers, Vol. 13, pp. 14 -17.
[4]. L. Dadda, (1965). “Some schemes for parallel
Multipliers”, Alta Frequenza, Vol. 34, pp. 349-356.
[5]. Whitney J. Townsend, J. A. Abraham and Earl E.
Swartzlander, (2003). “A Comparison of Dadda and
Wallace multiplier delays”, Computer Engineering
Research Centre, Proc. SPIE, Advanced Signal Processing
Algorithms, Architectures and Implementations XIII, pp.
552-560.
[6]. AniruddhaKanhe, Shishir Kumar Das, Ankit Kumar
Singh, (2012). “Design and Implementation of Floating
Point Multiplier based on Vedic Multiplication Technique”,
International Conference on Communication,
Information & Computing Technology (ICCICT).
[7]. B. Ramkumar, V. Sreedeep and Harish M Kittur,
member IEEE. “A Design Technique for Faster Dadda
Multiplier”, Integrated Circuits Design Laboratories, VIT
University.
[8]. Poornima M, Shivaraj Kumar Patil, Shivukumar ,
Shridhar K P , Sanjay H, (2013). “Implementation of
Multiplier using Vedic Algorithm”, International Journal of
Innovative Technology and Exploring Engineering (IJITEE)
ISSN: 2278-3075, Vol. 2, No. 6.
[9]. SandeepShrivastava, Jaikaran Singh, MukeshTiwari,
(2011). “Implementation of Radix-2 Booth Multiplier and
Comparison with Radix-4 Encoder Booth Multiplier”,
International Journal on Emerging Technologies, ISSN:
0975-8364, Vol. 2, No. 1.
[10]. S. Shrivastava, P. Gulhane, (2014). “Optimized
model of Radix-4 Booth Multiplier in VHDL”, International
Journal of Emerging Technology and Advanced
Engineering (IJETAE), ISSN 2250-2459, Vol. 4.
