i-manager Publications

VLSI Modeling Of FM0/Manchester Encoder Using EDML Technique For DSRC Application Systems

P. Lokesh*, V. Thrimurthulu**, L. Mihira Priya***

* PG Scholar, Department of ECE, Chadalawada Ramanamma Engineering College, Tirupati (A.P), India.

** Professor, Department of ECE, Chadalawada Ramanamma Engineering College, Tirupathi (A.P), India.

*** Associate Professor, Department of Elelectronics, St Joseph Degree & PG College, Kingkoti, Hyderabad, India.

Periodicity:December - February'2015
DOI : https://doi.org/10.26634/jele.5.2.3336

Abstract

The aim of this paper is to promote intelligent road and vehicle safety systems in order to control the accident rates and vehicle damages by using Dedicated Short Range Communication (DSRC). The DSRC is of two types: automobile-toautomobile and automobile-to-roadside. In automobile-to-automobile, the DSRC has the ability of message sending and broadcasting among automobiles for safety issues and public information announcement. In this paper, the authors propose a complete simulation model of Dual Mode Logic, (DML) Technique. This method increases the hardware utilization rate from 57.14% to 100% for both FM0 and Manchester encodings being used for the Dedicated Short- Range Communication (DSRC) which is a budding technique to drive the smart transportation system into our daily life with low power digital system designs. The maximum operating frequency is 7GHz and 4GHz for Manchester and FM0 encoding. The on board power consumption is 1133 mW at 3.352 V for Manchester encoding and 1106 mW at 3.352 V for FM0 encoding. The presentation of this paper is evaluates 32nm CMOS technology by utilizing the design simulation Xilinx Vivado tools and layout simulation with extended DML Techniques using Microwind simulator. This paper not only provides a fully reused architecture but also exhibits high performance.

Keywords

DSRC (Dedicated Short Range Communication), Encoding Techniques, Intelligent Transportation System, Low power Digital Systems, Xilinx14.1 Vivado.

How to Cite this Article?

Lokesh, P., Thrimurthulu, V., and Priya, L.M. (2015). VLSI Modeling Of FM0/Manchester Encoder Using EDML Technique For DSRC Application Systems. i-manager's Journal on Electronics Engineering, 5(2), 27-33. https://doi.org/10.26634/jele.5.2.3336

References

[1]. Yu-Hsuan Lee, “VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications”, IEEE, and Cheng-Wei Pan.

[2]. J. B. Kenney, (2011). “Dedicated short-range communications (DSRC) standards in the United States,” Proc. IEEE, Vol. 99, No. 7, pp. 1162–1182.

[3]. J. Daniel, V. Taliwal, A. Meier, W. Holfelder, and R. Herrtwich, (2006). “Design of 5.9 GHz DSRC-based vehicular safety communication,” IEEE Wireless Commun. Mag., Vol. 13, No. 5, pp. 36–43.

[4]. P. Benabes, A. Gauthier, and J. Oksman, (2003). “A Manchester code generator running at 1 GHz,” in Proc. IEEE, Int. Conf. Electron., Circuits Syst., Vol. 3, pp. 1156–1159.

[5]. A. Karagounis, A. Polyzos, B. Kotsos, and N. Assimakis, (2009). “A 90nm Manchester code generator with CMOS th switches running at 2.4 GHz and 5 GHz,” in Proc. 16 Int. Conf. Syst., Signals Image Process., pp. 1–4.

[6]. Y.-C. Hung, M.-M. Kuo, C.-K. Tung, and S.-H. Shieh, (2009). “High-speed CMOS chip design for Manchester and Miller encoder,” in Proc. Intell. Inf. Hiding Multimedia Signal Process., pp. 538–541.

[7]. M. A. Khan, M. Sharma, and P. R. Brahmanandha, (2008). “FSM based Manchester encoder for UHFRFID tag emulator,” in Proc. Int. Conf. Comput., Commun. Netw., pp. 1–6.

[8]. M. A. Khan, M. Sharma, and P. R. Brahmanandha, (2009). “FSM based FM0 and Miller encoder for UHF RFID tag emulator,” in Proc. IEEE Adv. Comput. Conf., pp. 1317–1322

[9]. J.-H. Deng, F.-C. Hsiao, and Y.-H. Lin, (2013). “Top down design of joint MODEM and CODEC detection schemes for DSRC coded-FSK systemsover high mobility fading channels,” in Proc. Adv. Commun. Technol., pp. 98–103.