References
[1]. W. J. Dally and B. Towles, (2011). “Route Packets, Not
Wires: On-Chip Interconnection Networks,” In Proceedings of 38th Annual Design Automation Conference, pp.
684–689.
[2]. Y. H. Kang, T.-J. Kwon, and J. Draper, (2010). “Fault-
Tolerant Flow Controlin on-Chip Networks,” In Proceedings
of 4th ACM/IEEE International Network on Chip
Symposiyam, pp. 79–86.
[3]. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin,
L. Benini,and G. De Micheli, (2005). “Analysis of Error
Recovery Schemes for Networks on Chips,” IEEE Design
Test Computing, Vol.22( 5), pp.434–442.
[4]. S. Pasricha, Y. Zou, D. Connors, and H. J. Siegel,
(2010). “OE+IOE: A novel turn Model Based Fault Tolerant
Routing Scheme For Networks-on-Chip,” In Proceedings of 8th IEEE/ACM/IFIP International Conference on Hardware/
Software Codesign System Synthesis, pp. 85–94.
[5]. A. Patooghy and S. G. Miremadi, (2009). “XYX: A
Power and Performance Efficient Fault-Tolerant Routing Algorithm for Network on Chip,” In Proceedings of 17th
Euromicro International Parallel, Distribution on Network -
Based Process Conference, pp. 245–251.
[6]. T. Moscibroda and O. Mutlu, (2009). “A case for
Bufferless Routing in on-Chip Networks,” In Proceeding of 36th Annual International Symposiyam on Computer
Architecture, pp.196–207.
[7]. M. Hayenga, N. E. Jerger, and M. Lipasti, (2009).
“SCARAB: A single Cycle Adaptive Routing and Bufferless Network,” In Proceedings of 42nd Annual IEEE/ACM
International Symposiyam on Microarchitecture, pp.
244–254.
[8]. C. Feng, Z. Lu, A. Jantsch, J. Li, and M. Zhang, (2010).
“A Reconfigurable Fault Tolerant Deflection Routing
Algorithm Based on Reinforcement Learning for Networkrd
on-Chip,” In Proceedings of 3 international Workshop
Network on Chip Architecture, pp.11–16.
[9]. H. Zimmer and A. Jantsch, (2003). “A Fault Model
Notation and Error-Control Scheme for Switch-to-Switch
st Buses in a Network-on-Chip In Proceedings of 1
IEEE/ACM/IFIP International Conference on Hardware/
Software Codesign System Synthesis, pp. 188–193.
[10]. A. Kohler, G. Schley, and M. Radetzki, (2010). “Fault
Tolerant Network on Chip Switching with Graceful
Performance Degradation,” IEEE Transaction on
Computer Aided Design Integration on Circuits Systems,
Vol.29(6), pp. 883–896.
[11]. C. Grecu, A. Ivanov, R. Saleh, E. S. Sogomonyan,
and P. P. Pande, (2006). “Online Fault Detection and
th Location for NoC Interconnects,” In Proceedings of 12
IEEE International Conference Online Test Symposiam,
pp. 145–150.
[12]. T. Lehtonen, D. Wolpert, P. Liljeberg, J. Plosila, and P.
Ampadu, (2010). “Self Adaptive System for Addressing
Permanent Errors in on-Chip Interconnects,” IEEE
Transactions on Very Large Scale Integration (VLSI) Systems, Vol.18( 4), pp.527–540.
[13]. Q. Yu and P. Ampadu, (2010). “Transient and
Permanent Error Co-Management Method for Reliable
Networks-on-Chip,” In Proceedings of 4th ACM/IEEE
International Conference Network on Chip Symosiyam,
pp.145–154.
[14]. M. Ali, M. Welzl, and S. Hessler, (2007). “An end-to-end
Reliability Protocol to Address Transient Faults in
Network on Chips,” In Proceedings of Workshop on Diag.
Serv. Network on Chips, pp.376–380.
[15]. D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and
C. R. Das, (2006). “Exploring fault-tolerant network-on-chip
architectures,” In Proceedings of International
Conference on Dependable Systems and Netorks.,
pp.93–104.
[16]. M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan,
M. Kandemir, and M. J. Irwin, (2004). “Fault Tolerant
Algorithms for Network-on-Chip Interconnect,” In
Proceedings of IEEE Computer Socitey Annual
Symposiyam on VLSI, pp. 46–51.
[17]. Z. Zhang, A. Greiner, and S. Taktak, (2008). “A
Reconfigurable Routing Algorithm for a Fault-Tolerant 2D
Mesh Network-on-Chip,” In Proceedings of 4th5 ACM/IEEE
Design Automation Conference, pp.441–446.
[18]. D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester
and D. Blaauw, (2009). “A Highly Resilient Routing
Algorithm for Fault-Tolerant NoCs,” In Proceedings of
Design, Autom. Test Eur. Confernece Exhibit, pp.21–26.
