i-manager Publications

Design and Verification of RNS Adder forModuli-Set {2^K -1, 2^K, 2^K +1}

Praise Amulya*, K. Neelima**

* PG Student, VLSI, Sree Vidyanikethan Engineering College, Tirupati, Chittoor, A.P, India.

** Assistant Professor, Department of ECE, Sree Vidyanikethan Engineering College, Tirupathi, Chittoor, A.P, India.

Periodicity:December - February'2015
DOI : https://doi.org/10.26634/jcir.3.1.3257

Abstract

RNS based adder circuit provides an efficient way, alternate to the conventional method due to its parallel operation and small data size. The main aim for improving the performance of computation of adder is that to eliminate the carry propagation chain which is time consuming. The integers are represented in its residues of particular moduli set. The adder depends on only residues of respective moduli set. This paper presents the design of adder which is capable of providing carry free operation with proposed design of forward converter and Compressor based RNS to Binary reverse converter for the {2^k -1, 2^k , 2^k+1}moduli set.

Keywords

Forward converter, Carry-Free Operation, Compressor, Ling Adder, Area, Delay, Area-Delay Product.

How to Cite this Article?

Amulya, C. P., and Neelima, K. (2015). Design and Verification Of RNS Adder For Moduli-Set {2K -1, 2K, 2K +1}. i-manager’s Journal on Circuits and Systems, 3(1), 5-9. https://doi.org/10.26634/jcir.3.1.3257

References

[1]. C. Praise Amulya and K. Neelima, (2015). “Compressors Based Rns-To-Binary Converter For Moduli- Set {2k-1, 2k, 2k+1}”, International Journal of Research in Computer Applications and Robotics, Vol. 3, No. 3 pp. 152-157.

[2]. P. Samundiswary, S. Kalpana (2013). “Design and Analysis of RNS Based FIR Filter Using Verilog Language”, IJCEM International Journal of Computational Engineering & Management, Vol. 16, No.6, pp.61-66.

[3]. K.M. Karthik and C.H. Vun, (2014). “A High Performance Hardware Based RNS-to-Binar y Converter ” IEEE International Conference on Consumer Electronics (ICCE), pp.147-148.

[4]. Z. Wang, G. A. Jullien and W. C. Miller, (2000). “An improved Residue to binary converter”, Circuit and Systems I: Fundamental Theory and Applications, IEEE Transactions, Vol. 47, No. 9, pp. 1437-1440.

[5]. Omar Abdelfattah (2011). “Data Conversion in Residue Number System”, Internal document, McGill University Montreal, Canada.

[6]. K. M. Karthik, C. H. Vun, (2013). “Efficient Reverse Converters Design for RNS based Digital Signal Processing System”, Internal document, SCE, NTU, pp.153-154.

[7]. G. Dimitrakopoulos, D. G. Nikolos, H. T. Vergos, D. Nikolos, (2005). “New Architecture for Modulo 2N-1 Adders”, IEEE International conference on components circuits devices and systems.

[8]. Andraos and H. Ahmed, (1988). “A new efficient Memory less residue to binary converter”, IEEE trans. Circuit Syst., Vol. 35, No. 11, pp.1157 -1158.

[9]. Sanjeev Kumar and Manoj Kumar, (2013). ”Low Power High Speed 3-2 Compressor”, International Journal of Electrical, Electronics and Mechanical controls, ISSN (online):2319-7509, Vol. 2, No. 2.

If you have access to this article please login to view the article or kindly login to purchase the article

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Online	15	15

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.

Design and Verification of RNS Adder forModuli-Set {2K -1, 2K, 2K +1}