References
[1]. P. Upadhyay, Prasanta Kundu, R. Kar, D. Mandal, S. P.
Ghoshal, (2014). “A Novel 10T SRAM Cell with Low Power
Dissipation in Active and Sleep Mode for Write Operation,”
th 11 International Joint Conference on Computer Science
and Software Engineering, pp. 206-211.
[2]. Andrea Calimera, Alberto Maci, Enrico Macii,
Massimo Poncino, (2012). “Design Techniques and
Architectures for Low- Leakage SRAMs”, IEEE Transactions on
Circuits and Systems-I, Vol.59, No.9, pp.1992-2007.
[3]. N. S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J.
Hu, M. Irwin, M. Kandemir, V. Narayanan, (2003). “Leakage
Current: Moore's Law Meets Static Power”, IEEE International
Journal of Computer, Vol.36, No.12, pp. 68-75.
[4]. N. Azizi, A. Moshovos, F. Najm, (2002). “Low-Leakage
Asymmetric-Cell SRAM”, International Symposium on Low
Power Electronics and Design, pp.48-51.
[5]. K. Nii, H. Makino, Y. Tujihashi, C. Morishima, Y.
Hayakawa, H.Nunogami, T. Arakawa, H. Hamano, (1998).
“A Low Power SRAM Using Auto-Backgate-Controlled MTCMOS”,
International Symposium on Low Power
Electronics and Design, pp.293-298.
[6]. S. Tang, S. Hsu, Y. Ye, J. Tschanz, D. Somasekhar, S.
Narendra, S. L. Lu, R. Krishnamurthy, V. De, (2002). “Scaling of Stack Effect and its Application for Leakage Reduction”,
Symposium on VLSI Circuits Digest of Technical Papers,
pp.320-321.
[7]. V. Degalahal, N. Vijaykrishnan, M. Irwin, (2003).
“Analyzing soft errors in leakage optimized SRAM design”,
IEEE International Conference on VLSI Design, pp.227-233.
[8]. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, T. Mudge,
(2002). “Drowsy Caches: Simple Techniques for Reducing
Leakage Power”, International Symposium on Computer
Architecture, pp.148-157.
[9]. Hao Yan, Donghui Wang, Chaohuan Hou, (2011). “The
Design of Low Leakage SRAM Cell with High SNM”, IEEE 9th
International Conference on ASIC, pp.287-290.
[10]. Cheng-Hung Lo, Shi-Yu Huang, (2011). “P-P-N Based
10T SRAM Cell for Low-Leakage and Resilient Subthreshold
Operation”, IEEE Journal of Solid-State Circuits, Vol.46,
No.3, pp.695-703.
[11]. Daeyeon Kim, Gregory Chen, Matthew Fojtik, Mingoo Seok, David Blaauw, Dennis Sylvester, (2011). “A
1.85fW/bit Ultra Low Leakage 10T SRAM with Speed
Compensation Scheme”, IEEE International Symposium on
Circuits and Systems, pp.69-72.
[12]. A. Islam, M. Hasan, (2012). “Leakage Characterization
of 10T SRAM Cell”, IEEE Transactions on Electron Devices,
Vol.59, No.3, pp.631-638.
[13]. Sapna Singhl, Neha Arora, Neha Gupta, Meenakshi
Suthar, (2012). “Leakage Reduction in Differential 10T
SRAM Cell using Gated VDD Control Technique”,
International Conference on Computing Electronics and
Electrical Technologies, pp.610-614.
[14]. B. Alorda, G. Torrens, S. Bota, J. Segura, (2010). “Static
and Dynamic Stability Improvement Strategies for 6T CMOS
Low-power SRAMs”, IEEE International Conference on
Design, Automation and Testing, pp. 429- 434.
[15]. N. H. E. Weste, D. Harris, A. Banerjee, (2005). "CMOS
VLSI Design”, Pearson Education, 3rd Edition, pp.55-57.
