i-manager Publications

A Modified Architecture of Multiplier and Accumulator using Radix-4 Modified Booth Algorithm

R. Mohanapriya*, K. Rajesh**, P. S. Sudarshana***

* PG Scholar, Department of ECE, Knowledge Institute of Technology, Salem, India.

** Assistant Professor, Department of ECE, Knowledge Institute of Technology, Salem, India.

*** Assistant Professor, Department of ECE, Knowledge Institute of Technology, Salem, India.

Periodicity:September - November'2014
DOI : https://doi.org/10.26634/jcir.2.4.3218

Abstract

The Multiplier-and-Accumulator (MAC) unit is the basic element of the digital signal processing(DSP) applications such as filtering, convolution, transformations and Inner products. So the MAC should provide high speed multiplication and multiplication with accumulative addition. The most effective way to increase the speed of a multiplier is to reduce the number of the partial products. The objective of the paper is to reduce the power consumption using Modified Booth Algorithm and Spurious Power Suppression Technique. And also to increase the speed of operation by decreasing the number of MAC stages. By using radix-4 Modified Booth Algorithm, partial products are reduced by half and then by using Spurious Power Suppression Technique power has been reduced. In this architecture, multiplication and accumulation have been combined with a hybrid type of Carry Save Adder (CSA). In booth multiplication, when two numbers are multiplied, some portion of the data may be zero. By neglecting those data, power has been reduced. For this purpose, Spurious Power Suppression Technique (SPST) is used to remove ineffective portion of the data in addition process. The modified MAC operation is coded with Verilog and simulated using Xilinx ISE 12.1.

Keywords

DSP, Radix-4 Modified Booth Algorithm, CSA, SPST,Xilinx ISE 12.1.

How to Cite this Article?

Mohanapriya, R., Rajesh, K., and Sudarshana, P. S. (2014). Modified Architecture of Multiplier and Accumulator using Radix-4 Modified Booth Algorithm. i-manager’s Journal on Circuits and Systems, 2(4), 1-6. https://doi.org/10.26634/jcir.2.4.3218

References

[1]. AddankiPurna Ramesh, Dr.A.V. N. Tilak and Dr.A.M. Prasad, (2012). “Efficient Implementation of 16-Bit Multiplier-Accumulator Using Radix-2Modified Booth Algorithm and SPST Adder Using Verilog”, International Journal of VLSI design &Communication Systems (VLSICS), Vol. 3, Issue 3, pp.107-118.

[2]. AvisekSen, ParthaMitra, DebarshiDatta, (2013). “Low Power MAC Unit for DSP Processor”, International Journal of Recent Technology and Engineering (IJRTE), Vol.1, No. 6, pp. 93 – 95.

[3]. Bodasingi Vijay Bhaskar, Valiveti Ravi Tejesvi, Reddi Surya PrakashRao, (2012). “Implementation of Radix-4 Multiplier with a Parallel MAC unit using MBE Algorithm”, International Journal of Advanced Research in Computer Engineering & Technology, ISSN: 2278 – 1323, Vol. 1, No. 5, pp-346-351.

[4]. DeepikaSetia, Mrs.CharuMadhu, (2013). “High Speed Parallel Multiplier–accumulator (MAC)-a Review ”, International Journal of Application or Innovation in Engineering & Management (IJAIEM), Vol 2, No.2, pp.222- 228.

[5]. S. Jagadeesh, S.Venkatachary, (2012). “Design of Parallel Multiplier–Accumulator Based on Radix-4 Modified Booth Algorithm with SPST”, International Journal of Engineering Research and Applications (IJERA), ISSN: 2248- 9622, Vol. 2, No. 5, pp.425-431.

[6]. M. Jayaprakash, M.Peer Mohamed, Dr.A. Shanmugam, (2013). “Low Power and Area Efficient Multiplier for MAC”, International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE), Vol. 2, No. 11, pp.888-893.

[7]. H. S. Krishnaprasad Puttam, P. Sivadurga Rao& N. V. G. Prasad, (2012). “Implementation of Low Power and High Speed Multiplier-Accumulator Using SPST Adder and Verilog”, International Journal of Modern Engineering Research (IJMER), ISSN: 2249-6645, Vol. 2, No. 5, pp-3390- 3397.

[8]. S.ShafiullaBasha, Syed. Jahangir Badashah, (2012). “Design And Implementation Of Radix-4 Based High Speed Multiplier For ALU's Using Minimal Partial Products”, International Journal of Advances in Engineering &Technology, ISSN: 2231-1963, Vol. 4, No. 1, pp. 314-325.

[9]. Shanthala S, S. Y. Kulkarni, (2009). “VLSI Design and Implementation of Low Power MAC Unit with Block Enabling Technique”, European Journal of Scientific Research, ISSN 1450-216X, Vol.30, No.4.

[10]. Soniya, Suresh Kumar, (2013). “A Review of Different Type of Multipliers and Multiplier-Accumulator Unit”, International Journal of Emerging Trends & Technology in Computer Science (IJETTCS), ISSN: 2278-6856, Vol. 2, No. 4, pp. 364-368.

[11]. Young-Ho Seo ,Kwangwoon Univ., Seoul, South Korea; Dong-wook Kim, (2010). “A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified Booth Algorithm”, Very Large Scale Integration (VLSI) Systems, IEEE Transactions, Vol.18, No. 2, pp.201 – 208.

If you have access to this article please login to view the article or kindly login to purchase the article

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Online	15	15

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.