References
[1]. Kang D.W,Hyun, D.S. (2010). “Simple Harmonic
Analysis Method For Multi-Carrier PWM Techniques using Output Phase Voltage In Multilevel inverter”, Electric
Power Applications IEE Proceedings, Vol.152, pp.157- 165
[2]. Boora, A.A.,Nami, A. Zare, F., Ghosh, A., Blaabjerg, F.
(2010).” Voltage-sharing converter to supply single-phase
asymmetrical four-level diode-clamped inverter with high
power factor loads”, IEEE Transaction on Power
Electronics, Vol. 25 , pp. 2507 - 2520.
[3]. Nami.A, Zare, F, Ghosh,A, Blaabjerg, F., (2011). “A Hybrid
Cascaded converte topology with series connected
symmetrical and Asymmetrical Diode-Clamped H-Bridge
cells”, IEEE Trans. Power Electron., Vol. 26, No. 1, pp. 51-65.
[4]. Pereda, J. Dixon, J, (2011). “High-Frequency Link: A
Solution for Using Only One DC Source in Asymmetric
Cascaded Multilevel Inverters”, IEEE Transactions on
Industrial Electronics, Vol. 58 , pp. 3884 - 3892.
[5]. Najafi, E. ,Yatim, A.H.M., (2012). ”Design and
Implementation of new Multilevel Inverter Topology”, IEEE
Transactions on Industrial Electronics, Vol. 59, pp. 4148-4154.
[6]. Kangarlu,M.F. , Babaei,E. , Laali,. (2012). “Symmetric
multilevel inverter with reduced components based on non- insulated dc voltage sources”, IET Power Electronics, Vol. 5 , pp. 571 – 581.
[7]. Al-Judi, A. ,and Nowicki, E. (2012). “Cascading of
diode bypassed transistor-voltage-source units in
multilevel inverters”, IET Power Electronics, Vol.6, pp.554 -
564
[8]. Kangarlu,M.F,. and Babaei, E, (2013). “A Generalized
Cascaded Multilevel Inverter Using Series Connection of
Sub multilevel Inverters”, IEEE Transactions on Power
Electronics, Vol. 28, pp. 625 - 636,
[9]. Babaei, E. , Alilu, and S.,,Laali, S., (2014). ”A New
General Topology for Cascaded Multilevel Inverters With
Reduced Number of Components Based on Developed
H-Bridge”, IEEE Transactions on Industrial Electronics, Vol.
61, pp.3932 – 3939,
[10]. Palanivel, P. , and Dash, S.S. (2014). “Analysis of THD
and output voltage performance for cascaded multilevel
inverter using carrier pulse width modulation techniques”,
IET Power Electronics, Vol.4,pp.951-958.
