References
[1]. S. U. Ay., (2011). “A sub-1 volt 10-bit supply boosted SAR
ADC design in standard CMOS,” Int. Journal on Analog
Integr. Circuits Signal Process., Vol. 66, No. 2, pp. 213–221.
[2]. A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay,
Aug. 2010, “Supply boosting technique for designing very
low-voltage mixed-signal circuits in standard CMOS,” in
Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech.
Papers, pp. 893–896.
[3]. S. U. Ay, (2011). “A sub-1 volt 10-bit supply boosted SAR
ADC design in standard CMOS,” Int. J. Analog Integr.
Circuits Signal Process., Vol. 66, No. 2, pp. 213–221.
[4]. A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay,
(2010). “Supply boosting technique for designing very lowvoltage
mixed-signal circuits in standard CMOS,” in Proc.
IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers, pp.
893–896.
[5]. Heungjun Jeon, Yong-Bin Kim, (2010). “A CMOS lowpower
low offset and high-speed fully dynamic latched
comparator,” SOCC. Las Vegas, NV.
[6]. S. U. Ay, (2011). “A sub-1 volt 10-bit supply boosted SAR
ADC design in standard CMOS,” Int. J. Analog Integr.
Circuits Signal Process., Vol. 66, No. 2, pp. 213–221.
[7]. A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay,.
(2010). “Supply boosting technique for designing very low
voltage mixed-signal circuits in standard CMOS,” in Proc.
IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech.Papers, pp.
893–896.
[8]. Wei Wang, Yu-Chi Tsao, Ken Choi, SeongMo Park,
Moo-Kyoung Chung, (2012). “Pipeline power reduction
through single comparator-based clock gating,” SoC
Design Conference (ISOCC).
[9]. Saxena.C., Pattanaik.M. Tiwari. R.K, (2012). “Enhanced
power gating schemes for low leakage low ground bounce
noise in deep submicron circuits,” Devices, Circuits and
Systems (ICDCS).
[10]. Bhanuprakash.R., Pattanaik, M., Rajput, S.S.,
Mazumdar. K, (2009). “Analysis and reduction of ground
bounce noise and leakage current during mode transition
of stacking power gating logic circuits,” TENCON .
[11]. Weixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu, “An Effective Gated Clock Tree Design Based on Activity
and Register Aware Placement,” Very Large Scale
Integration Systems, IEEE Transactions on (Vol. 18, Issue: 12)
[12]. Kitahara, T., Toshiba Corp., Kawasaki, Japan,
Minami, F., Ueda, T. Usami, K., (1998). “A clock-gatings method for low power LSI design”. Design Automation
Conference 1998. Asia and South Pacific.
[13]. Jaewon Oh, Dept; Pedram, M. (1998). “Gated clock
routing minimizing the switched capacitance Design,”
Automation and Test in Europe.
