i-manager Publications

FPGA Implementation Of Barrel Shifter using Reversible Logic

S. Justin Alex*, T. Antony Beno Prakash**, R. Anandarasu***, S. Poorna Lekha****, Komala Vani Chala*****

* -*** Final Year Electronics and Communications Engineering, V V College of Engineering.

****, ***** Assistant Professor, Department of Electronics and Communication Engineering, V V College of Engineering

Periodicity:December - February'2014
DOI : https://doi.org/10.26634/jcir.2.1.2786

Abstract

Conventional Combinational logic circuits dissipate heat for every bit of information that is lost during their operation. Due to this fact the information once lost cannot be recovered in any way. A reversible logic gate is a n-input, n-output logic device which helps to determine the outputs from the inputs but also the inputs can be recovered from the outputs. Extra inputs or outputs are added so that the number of inputs is made equal to the number of outputs whenever it is necessary. For reversible computer the heat dissipation is logically 0. Therefore, in upcoming high performance it is considered as the promising technology at low power consumption. Therefore, there is requirement of designing reversible gates. A barrel shifter is a digital circuit that can shift a data word by a specified number of bits in one clock cycle. The proposed techniques overcome the shortcoming of the present techniques like garbage output, delay and quantum cost and efficiency in designing the circuit which can be performed effectively by increasing the performance and reducing the delays with the same power consumption. It also reduces the no of flip flops, and gates which reduces the memory size and area.

Keywords

FPGA Kit, Reversible Logic, Barrel Shifter, Feynman Gates, Fredkin Gates

How to Cite this Article?

Alex, S. J., Prakash, T. A. B., Anandarasu, R., Lekha, S. P and Chala, K. V. (2014). FPGA Implementation of Barrel Shifter using Reversible Logic. i-manager’s Journal on Circuits and Systems, 2(1), 28-33. https://doi.org/10.26634/jcir.2.1.2786

References

[1]. Rolf Landauer, (1961). "Irreversibility and Heat Generation in the Computing Process," IBM Journal of Research and Development, Vol. 5, pp. 183-191.

[2]. C.H. Bennett, (1973). Logical reversibility of computation, IBM J. Res. Dev. 17 525-532.

[3]. Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Ahsan Raja Chowdhury and Syed Mostahed Ali Chowdhury, (2003) “Reversible Logic Synthesis for Minimization of Full-adder Circuit”, IEEE Conference on Digital System Design 2003, Euro-Micro'03, Belek, Antalya, Turkey, pp. 50-54.

[4]. Voyiatzis, D. Gizopoulos, and A. Paschalis, (2005). “Accumulator-Based Test Generation for Robust Sequential Fault Testing in DSP Cores in Near-Optimal Time”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 9, pp. 1079– 1086.

[5]. Paul Metzgen, (2004). “Optimizing a High Performance 32- Bit Processor for Programmable Logic”, Proceedings of International Symposium on System on Chip, 16-18.

[6]. Thomas Conway, (2004) “Galois Field Arithmetic OverGF(pm) For High-Speed/Low-Power Error-Control Applications”, IEEE Transactions on Circuits and Systems, Vol. 51, No. 4.

[7]. Gorgin, S.; Kaivani, A, (2007). “Reversible Barrel Shifters,” Computer System and applications, AICCSA apos;07. IEEE/ACS International Conference, Vol., Issue , 13-16 Page(s): 479 – 483.

[8]. Ashis Kumer Biswas, Lafifa Jamal and Hafiz Md. Hasan Babu, (2008). “An Efficient Design of Parallel Loading Shift Register Using Reversible Flip-Flops,” Advanced Technical Program, VLSI-SOC, 16th IFIP/IEEE international conference on very large scale integration, pp.13-15 .

[9]. Ashis Kumer Biswas, Md. Mahmudul Hasan, Ahsan Raja Chowdhury, Hafiz Md. Hasan Babu, (2008). “Efficient approaches for designing reversible binary coded decimal adders,” Vol. 39, Issue 12, p. 1693-1703, ISSN:0026-2692, Elsevier Science Publishers B. V.

[10]. Richard P. Feynman, (1986). "Quantum mechanical computers," Foundations of Physics, Vol. 16, No. 6, pp. 507- 531.

[11]. E. Fredkin, T. Toffoli, (1982). Conservative logic, International Journal of heoretical Physics, Vol 21, pp 219- 253.

[12]. Edward Fredkin and Tommaso Toffoli, (1982). “Conservative Logic," International Journal of Theoretical Physics, Vol. 21, pp. 219-253.

[13]. Wayne Wolf, (2002). Modern VLSI design, Prentice Hall.

[14]. Paul Gigliotti, (2004). Implementing Barrel Shifters Using Multipliers, XAPP195 (v1.1) August 17.

[15]. Pillmeier, Matthew R.;Schulte, Michael J.;Walters, Eugene G., (2002). “Design alternatives for barrel shifters, ” III Advanced Signal Processing, Algorithms, Architectures, and Implementations XII. Edited by Luk, Franklin T. Proceedings of the SPIE, Vol. 4791, pp.436-447.

If you have access to this article please login to view the article or kindly login to purchase the article

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Online	15	15

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.