References
[1]. C. C. Chung and C. Y. Lee, (2003). "An all-digital phaselocked
loop for high speed clock generation," IEEE J. Solid-
State Circuits, Vol. 38, No. 2, pp. 347–351.
[2]. B. M. Moon, Y. J. Park, and D. K. Jeong, (2003).
"Monotonic wide-range digitally controlled oscillator
compensated for supply voltage variation," IEEE Trans.
Circuits Syst. II, Exp. Briefs, Vol. 55, No. 10, pp. 1036–1040.
[3]. T. M. Matano, Y. Takai, T. Takahashi, Y. Sakito, I. Fujii, Y.
Takaishi, H. Fujisawa, S. Kubouchi, S. Narui ,
K.Arai,M.Morino, M.Nakamura, S. Miyatake, T. Sekiguchi,
and K. Koyama, (2003). "A 1-Gb/s/pin 512-Mb DDRII SDRAM
using a digital DLL and a slew-rate-controlled output buffer,"
IEEE J. Solid-State Circuits, Vol. 38, No. 5, pp. 762–768.
[4]. R. J. Yang and S. I. Liu, (2007). "A 40–550 MHz
harmonic-free all digital delay locked loop using a variable
SAR algorithm," IEEE J. Solid-State Circuits, Vol. 42, No. 2, pp.
361–373.
[5]. L.Wang, L. Liu, and H. Chen, (2010). "An
implementation of fast-locking and wide-range 11-bit
reversible SAR DLL," IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol.
57, No. 6, pp. 421–425.
[6]. J. S. Wang, C. Y. Cheng, J. C. Liu, Y. C. Liu, and Y. M.
Wang, (2010). "A duty cycle distortion tolerant half delay
line low-power fast lock in all digital delay locked loop," IEEE
J. Solid-State Circuits, Vol. 45, No. 5, pp. 1036–1047.
[7]. S. Damphousse, K. Ouici, A. Rizki, and M. Mallinson,
(2007). "All digital spread spectrum clock generator for EMI
reduction," IEEE J. Solid- State Circuits, Vol. 42, No. 1, pp.
145–150.
[8]. Rashed Zafar Bhatti. Data Strobe Timing of DDR2 using
a Statistical Random Sampling Technique "EE- Systems Department, University of Southern California, Marina del
Rey".
