i-manager Publications

High Resolution Display Systems Using Current-Steering DAC

P. Rekha*, N. Vijayanandam**

* PG Scholar, Department of Electronics & Communication Engineering, Knowledge Institute of technology, Salem.

** Assistant Professor, Department of Electronics & Communication Engineering, Knowledge Institute of technology, Salem.

Periodicity:December - February'2014
DOI : https://doi.org/10.26634/jele.4.2.2623

Abstract

This paper focusses on foreground calibration technique. For high speed and high resolution video applications, current steering DAC is preferred. In the large current sources, linearity error is introduced and detected by using two current tunning loops and digital controller. In this paper, Vcm based switching method injected between MUX and DAC to compensate the error which reduces the time of operation. For 12-bit DAC prototype realized 90nm CMOS process,90% gate area reduction current source array is achieved. The measurement result demonstrates that the calibrated converter achieves both DNL and INL less than 1LSB.

Keywords

Calibration, Digital-to-Analog Converter (DACs), Foreground calibration, Self Calibration, Vcm Based Switching

How to Cite this Article?

Rekha, P., and Vijayanandam, N. (2014). High Resolution Display Systems Using Current-Steering DAC. i-manager's Journal on Electronics Engineering, 4(2), 28-33. https://doi.org/10.26634/jele.4.2.2623

References

[1]. C.-H Chen & S. S-H. Chang,(2012). “A low cost calibrated DAC for high Resolution video display systems,” IEEE J.solid state circuits, Vol.20, No.9.

[2]. J. Hyde, T. Humes, C. Diorio, M. Thomas & M. Figueroa (2003), “A 300-MS/s 14-bit digital-to-analog converter in logic CMOS,” IEEE J Solid-State Circuits, Vol. 38, No. 5, pp. 734–740.

[3]. T. Chen & G. Gielen (2007), “A 14-bit 200-MHz currentsteering DAC with switching-sequence post-adjustment calibration,” IEEE J. Solid-StateCircuits, Vol. 42, No. 11, pp. 2386–2394.

[4]. Y. Cong & R. Geiger (2003), “A 1.5-V 14-bit 100-MS/s self-calibrated DAC,” IEEE J. Solid-State Circuits, Vol. 38, No. 12, pp. 2051–2060.

[5]. M. Clara, W. Klatzer, B. Seger, A. di Giandomenico & L. Gori (2007), “A 1.5 V 200 MS/s 13b 25mW DAC with randomized nested background calibration in 0.13 ?m CMOS,” in IEEE Int. Solid-State Circuits Conf.(ISSCC) Dig. Tech. Papers, pp. 250–251.

[6]. G. Radulov, P. Quinn, H. Hegt & A. van Roermund (2008), “A flexible 12-bit self-calibrated quad-core current-steering DAC,” in Proc. IEEEAsia Pacific Conf. Circuits Syst. (APCCAS), pp. 25–28.

[7]. J.-H. Chi, S.-H.Chu & T.-H. Tsai (2010), “A 1.8-V 12-bit 250-MS/s 25-mW self-calibrated DAC,” in Proc. Euro. Solid- State Circuits Conf., 2010, pp. 222–225.

[8]. M. Pelgrom, A. Duinmaijer, and A. Welbers, (1989). “Matching properties of MOS transistors,” IEEE J.Solid-State Circuits, Vol. 24, No. 5, pp.1433–1439,

[9]. A. van den Bosch, M. Steyaert & W. Sansen (2000), “Accurate statistical yield model for CMOS currentsteering D/A converters,” in Proc. IEEEInt. Symp. Circuits Syst., pp. 105–108.

[10]. G. Radulov et al. (2007), “Brownian-bridge-based statistical analysis of the DAC INL caused by current mismatch,” IEEE Trans. Circuits Syst. II,Exp. Briefs, Vol. 54, No. 2, pp. 146–150,

[11]. M. Tiilikainen (2001), “A 14-bit 1.8-V 20-mW 1-mm CMOS DAC,” IEEE J.Solid-State Circuits, Vol. 36, No. 7, pp. 1144–1147,

[12]. H. Traff (1992), “Novel approach to high speed CMOS current comparators,” Electron.Lett., Vol. 28, No. 3, pp. 310–312,

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

High Resolution Display Systems Using Current-Steering DAC

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: