A 3 GHz 2V Analog PLL at 0.18um CMOS Technology
N. K. Kaphungkui*, **
Periodicity:September - November'2013
Abstract
This paper has been withdrawn due to dual submission and publication.
Keywords
Centre frequency; Charge Pump; Phase Lock Loop; phase frequency detector; VCO
How to Cite this Article?
