Power Efficient Functional Units for High Speed Computations

B. Dinesh*, R. Jagadeesh**, M. Kathirvelu***
*,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India.
*** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu.
Periodicity:June - August'2013
DOI : https://doi.org/10.26634/jcir.1.3.2443

Abstract

Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times are used. The concept of gate level Boolean equivalent substitution is used in optimization of logics used in carry generation in a computational unit. Optimised carry block exhibits 50% lesser delay and 45% lesser power consumption compared to a ANDOR based carry generation system. An optimized computational unit at layout level is realised with proposed logical substitutions and with Mux based XOR gates. The resulting computational unit exhibits 60% reduced power consumption compared to a standard realisation. Synthesis of layout and simulations are done by using 45nm technology.

Keywords

High Speed Computations, Boolean Equivalent Substitution, Low Power, Reduced Area, PDP.

How to Cite this Article?

Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations. i-manager’s Journal on Circuits and Systems, 1(3), 13-18. https://doi.org/10.26634/jcir.1.3.2443

References

[2].M. Kathirvelu, Dr.T.Manigandan. (2012). Design and Implementation of High speed ALU using Optimized PDP adder and Multiplier, Journal of Applied Sciences Research, 8(4): 2100-2108, ISSN 1819-544X
[3].Oscal T. C. Chen, Sandy Wang, and Yi-Wen Wu. (2003). “Products for Designing Low-Power Multipliers”, IEEE Transaction on VLSI System, Vol. 11, No.3, pp. 418-433.
[4].Pravinkumar Parate, (2008). “ASIC Implementation of 4 Bit Multipliers, ”IEEE Computer society. ICETET, 25.
[5].C.N. Marimuthu and P.Thiangaraj, (2008). “Low Power High Performance Mulltiplier”, ICGST-PDCS, Vol. 8.
[6].M. Zhang, J. Gu, C.H. Chang, (2003). A Novel Hybrid Pass Logic With Static CMOS Output Drive Full Adder Cell, Proc. IEEE Intl. Symposium on Circuits and Systems, Vol. 2, pp. 209-212, 2004 System. Vol. 11,No.3,pp. 418-433.
[7].Morris Mano, (1993). “Computer System Architecture”, PP. 346-346, 3rdedition ,PHI.
[8].Radhakrishnan., D., (2001). “Low-voltage low-power CMOS fulladder”, IEEE Proceedings-Circuits, Devices and Systems, 148: 19-24.
[9]. Senthilpari, S., (2011). “A Low- power and High -performance Radix-4Multiplier Design Using a Modified Pass- Transistor Logic Technique, IETE Journal of Research, 56(2): 149-155.
[10]. Shalem, E. John and L.K. John, (1999). “A novel low power energy recovery full adder cell”, Proc. of the IEEE Great Lakes Symposium of VLSI, Feb., pp: 380-383.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.