References
[1]. Anisur Rahman, Jing Guo, Supriyo Datta, and Mark S. Lundstrom. (September 2003). “Theory of ballistic nanotransistors”. Electron Devices, IEEE, 50(9):1853–1864.
[2]. Dang .T., L. Anghel, R. Leveugle, “CNTFET Basics and Simulation” IEEE 2006.ISBN: 0-7803-9726-6,pp: 28 - 33.
[3]. Dang.T., Anghel, Leveugle, (2006). “CNTFET Basics and Simulation”, IEEE Trans. Elec.dev.
[4]. Dielectric Constants of Common Materials “http://www.flowmeterdirectory.com/dielectric_ constant_ 01. html”
[5]. Fabien Pregaldiny et.al., (2006). “Design Oriented Compact Models for CNTFETs”, IEEE Trans. Elec. dev.
[6]. http://www.zdnet.com/ibm-packs-10000-carbon-nanotubetransistors-onto-single-chip-7000006512/
[7]. Imran Ahmed Khan, Danish Shaikh, Mirza Tariq Beg. (2012). “2 Ghz Low Power Double Edge Triggered flip- flop in 65nm CMOS Technology,” IEEE Conference. ISBN-978-1-4673-1317-9,pp-1-5.
[8]. Jie Deng, H.-S.P. Wong, (Dec 2007). “A Compact SPICE Model for Carbon- Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking,” in Electron Devices, IEEE Journal of, Volume 54, Issue 12, pp.
[9]. Jie Deng, H.-S.P. Wong, (Dec 2007). “A Compact SPICE Model for Carbon- Nanotube Field-Effect Transistors Including Nonidealities and Its Application -Part I: Model of the Intrinsic Channel Region,” in Electron Devices, IEEE Journal of, Volume 54, Issue 12, pp. 3186 – 3194.
[10]. Liu, I. O’Connor, D. Navarro, F. Gaffiot, “Design of a Novel CNTFET-based Reconfigurable Logic Gate”, IEEE Computer Society Annual Symposium on VLSI(ISVLSI'07). ISBN: 0-7695-2896-1,pp: 285 – 290.
[11]. Michael J. O’Connell, (2006). “Carbon nanotubes – properties and applications”, Taylor & Francis Group, LLC., pp – 84 –114.
[12]. Pedram. M., (Jan. 1996). “Power minimization in IC Design: Principles and applications,” ACM Transactions on Design Automation of Electronic Systems, vol. 1, pp.3-56.
[13]. Peiyi Zhao, Jason McNeely, Pradeep Golconda and Jianping Hu. (2008). “Low Power Design of Double-Edge Triggered Flip-Flop by Reducing the Number of Clocked Transistors”. IEEE Conference, ISBN- 978-1-4244-1708-7,pp. 343- 347.
[14]. Phaedon Avouris, Joerg Appenzeller, Richard Martel, and Shalom J. Wind. (November 2003). “Carbon nanotube electronics”. Proceedings of the IEEE, 91(11):1772–84.
[15]. Ravi. T, Irudaya Praveen. D and Kannan. V, (January 2013). “Design and Analysis of High Performance Double Edge Triggered D-Flip Flop,” International Journal of Recent Technology and Engineering (IJRTE), Volume-1, Issue-6, pp. 139-142.
[16]. Saeeid Tahmasbi Oskuii. (Dec 2003). “Comparative study on low-power high-performance flip-flops”. Master Thesis, Division of Electronic Devices, Linkoping University.
[17]. Stanford University CNFET Model website, http://nano.stanford.edu/model.php
[18]. Teng Wang, Martin Jonsson, Eleanor E.B. Campbell and Johan Liu, (2006). “Development of Carbon Nanotube Bumps for Ultra Fine Pitch Flip Chip Interconnection” Electronics System integration Technology conference Dresden, Germany-IEEE,ISBN: 1-4244-0552-1,pp- 892 - 895.
[19]. Troy A. Johnson P and Ivan S. Kourtev, (2001). “A Single Latch, High Speed Double-Edge-triggered flip-flop (DETFF)” IEEE, in press.
[20]. Wing-Shan Tam, Sik-Lam Siu, Chi-Wah Kok, and Hei Wong. (2010). “Double Edge-Triggered Half-Static Clock-Gated D-Type Flip-Flop”. IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), ISBN:978-1-4244-9997-7, pp-1-4.
