Design of High speed Modified Booth Encoded Parallel Multiplier

C. Padma*, Yarraballi Mahesh**
* M. Tech Student, Department of Electronics and Communication Engineering, CREC, Tirupathi, India.
** Assistant Professor, Department of Electronics and Communication Engineering, CREC, Tirupathi, India.
Periodicity:February - April'2013
DOI : https://doi.org/10.26634/jes.2.1.2238

Abstract

This paper presents the design and implementation of signed-unsigned Modified Booth Encoding multiplier. Thus, the requirement of the modern computer system is a dedicated and very high speed multiplier unit that can perform multiplication operation on signed as well as unsigned numbers. The conventional Modified Booth Encoding (MBE) generates an irregular partial product array because of the extra partial product bit at the least significant bit position of each partial product row. The modified Booth Encoder circuit generates half the partial products in parallel. By extending sign bit of the operands and generating an additional partial product. The Carry Save Adder (CSA) tree and the final Carry Look Ahead (CLA) adder used to speed up the multiplier operation. The resultant multiplier shows best performance than others. Since the proposed multiplier operates at GHz ranges.

Keywords

Multiplier, Modified Booth Algorithm, Carry Save Adder, Carry Look Ahead Adder.

How to Cite this Article?

Padma.C., and Mahesh.Y. (2013). Design of High Speed Modified Booth Encoded Parallel Multiplier Using Carry Look Ahead Adder. i-manager’s Journal on Embedded Systems, 2(1), 1-6. https://doi.org/10.26634/jes.2.1.2238

References

[1]. W. –C. Yeh and C. –W. Jen, (2000). “High Speed Booth encoded Parallel Multiplier Design,” IEEE Transactions on Computers, (Vol. 49, No. 7, pp. 692-701, July).
[2]. Shiann-Rong Kuang, Jiun-Ping Wang, and Cang-Yuan Guo, (2009). “Modified Booth multipliers with a Regular Partial Product Array,” IEEE Transactions on Circuits and systems-II, (Vol. 56, No. 5, May).
[3]. Li-Rong Wang, Shyh-Jye Jou and Chung-Len Lee,(2008). “A well-structured Modified Booth Multiplier Design”, (978-1-4244-1617-2/08/$25.00 ©IEEE).
[4]. Soojin Kim and Kyeongsoon Cho, (2010). “Design of High-speed Modified Booth Multipliers Operating at GHz Ranges,” World Academy of Science, Engineering and Technology, 61.
[5]. Magnus Sjalander and Per Larson-Edefors,(2008). “The Case for HPM-Based Baugh-Wooley Multipliers,” Chalmers University of Technology, Sweden, (March).
[6]. Z Haung and M D Ercegovac, (2005). “High performance Low Power left to right array multiplier design” IEEE trans.Computer, (Vol. 54, No.3, page 272-283, Mar).
[7]. Hsing-Chung Liang and Pao-Hsin Huang, (2007). “Testing Transition Delay Faults in Modified Booth Multipliers by Using C-testable and SIC Patterns” IEEE, (1-4244-1272-2/07).
[8]. Aswathy Sudhakar, and D. Gokila, (2010). “Run-Time Reconfigurable Pipelined Modified Baugh-Wooley Multipliers,” Advances in Computational Sciences and Technology ISSN 0973-6107 (Vol. 3, No. 2, pp. 223–235).
[9]. Myoung-Cheol Shin, Se-Hyeon Kang, and In-Cheol Park, (2010). “An Area- Efficient Iterative Modified-Booth Multiplier Based on Self-Timed Clocking,” Industry, and Energy through the project System IC, and by IC Design Education Center (IDEC).
[10]. Leandro Z. Pieper, Eduardo A. C. da Costa, Sérgio J. M. de Almeida,(2010). “Efficient Dedicated Multiplication Blocks for2´s Complement Radix- 2m Array Multipliers,” Journal of Computers, (Vol. 5, No. 10, October).
[11]. Pucknell Douglas A, Eshraghan, Kamran, (2003). “Basic VLSI Design,”Third edition, PHI Publication, (pp.242-243).
[12]. J. Fadavi-Ardekani, (1993). “M×N Booth Encoded Multiplier Generator Using Optimized Wallace Trees,” IEEE Trans. VLSI Systems, (Vol. 1, No. 2, June).
[13]. A.A.Farooquietal., (1998). ”General Data-Path Organization of a MAC Unit for VLSI Implementation of DSP Processors,” Proc. IEEE Int'l Symp. Circuits and Systems, (Vol. 2, pp. 260-263).
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.