References
[1]. HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-chip Network
[2]. M. Daneshtalab, et al., “Memory-Efficient On-Chip Network with Adaptive Interfaces”, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 31, No. 1, pp. 146-159, Jan 2012.
[3]. M. Dehyadegari, et al., “An Adaptive Fuzzy Logic-based Routing Algorithm for Networks-on-Chip,” in Proceedings of 13th IEEE/NASAESA International Conference on Adaptive Hardware and Systems (AHS), pp. 208-214, 2011.
[4]. G. Ascia, et al., “Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip,” IEEE Transaction on Computers, v.57, I.6, pp. 809-820, 2008.
[5]. P. Gratz, et al., “Regional Congestion Awareness for Load Balance in Networks-on-Chip,” in Proc. HPCA, pp. 203-214, 2008.
[6]. S. Ma, et al., “DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip”, in Proc. of ISCA, 2011, pp.413-424.
[7]. F. Chaix, et al., “A fault-tolerant deadlock-free adaptive routing for On Chip interconnects,” in Proc. of DATE, pp. 1-4, 2011.
[8]. Z. Zhang, et al., “A reconfigurable routing algorithm for a fault-tolerant 2d-mesh network-on-chip”, in Proc. of DAC, 2008.
[9]. S. Jovanovic, C. Tanougast, et al., “A New Deadlock-Free Fault-Tolerant Routing Algorithm For NoC Interconnections”, in Proc. of FPLA, pp.326- 331, 2009.
[10]. J. Wu and D. Wang, “Fault-tolerant And Deadlock-free Routing in 2-D Meshes Using Rectilinear-Monotone Polygonal Fault Blocks”, in Proc. Of parallel Algorithms Appl., pp.99-111, 2005.
[11]. D. Fick, A. DeOrio, et al., “A Highly Resilient Routing Algorithm for FaultTolerant NoCs”, in Proc. of DATE, pp. 21-26, 2009.
[12]. C. Feng, ,et al. “A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip”, in Proc. of NoCArc, pp.11-16 , 2010.
[13]. K.P. Fan, C.T. King, “Turn Grouping for Multicast in Wormhole-Routed Mesh Networks Supporting the Turn Model”, Journal of Supercomputing, V.16, No.3, pp. 237-260, 2000.