i-manager Publications

Design of RISCV Processor using Verilog

Jaya E.*, Maneesha B.**, Sriram G.***, Sai G.****, Siddhu M.*****

*-***** Department of Electronics and Communication Engineering, Aditya Institute of Technology and Management, Andhra Pradesh, India.

Periodicity:January - June'2024
DOI : https://doi.org/10.26634/jdp.12.1.20567

Abstract

The main goal of this paper is to develop a 32-bit pipelined processor with several clock domains based on the RISCV (open source RV32I Version 2.0) ISA. To minimize the complexity of the instruction set and speed up the execution time per instruction, a RISC (Reduced Instruction Set Computer) processor that uses less hardware than a CISC (Complex Instruction Set Computer) is used. Furthermore, this paper constructed this processor with five levels of pipelining with the aid of necessary block diagrams, and all of the processes are well described. In this paper, a RISCV processor is designed and simulated using Verilog. The design of the RISCV processor provides an alternative for software and hardware design to the computer designers as it provides free and open instruction set architecture (ISA). Besides, the designed RISCV processor will be using 5-stage pipeline techniques to improve the overall performance of the processor. This system is started by implementing several main modules, such as alu, aludec, maindec, imem, dmem, regfile, pc_mux, result_mux, pipeline register (IF/ID, ID/IEx, IEx/IMem, and IMem/IW), forwardMuxA, and forwardMuxB. Besides, a hazard unit is implemented into the design to mitigate hazard conditions. The functionality of these modules was simulated and verified by using Xilinx Vivado software.

Keywords

RISCV Processor, Verilog, 5-Stage Pipeline, Xilinx Vivado Software, 32-Bit Pipelined Processor.

How to Cite this Article?

Jaya, E., Maneesha, B., Sriram, G., Sai, G., and Siddhu, M. (2024). Design of RISCV Processor using Verilog. i-manager’s Journal on Digital Signal Processing, 12(1), 15-20. https://doi.org/10.26634/jdp.12.1.20567

References

[1]. Ashok, A., & Ravi, V. (2017, March). ASIC design of MIPS based RISC processor for high performance. In 2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2) (pp. 263-269). IEEE.

[2]. Bhandarkar, D., & Clark, D. W. (1991, April). Performance from architecture: Comparing a RISC and a CISC with similar hardware organization. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (pp. 310-319).

[3]. Islam, S., Chattopadhyay, D., Das, M. K., Neelima, V., & Sarkar, R. (2006, September). Design of high-speed-pipelined execution unit of 32-bit RISC processor. In 2006 Annual IEEE India Conference (pp. 1-5). IEEE.

[4]. Khairullah, S. S. (2022, June). Realization of a 16-bit MIPS RISC pipeline processor. In 2022 International Congress on Human-Computer I nteraction, Optimization and Robotic Applications (HORA) (pp. 1-6). IEEE.

[5]. Kulshreshtha, A., Moudgil, A., Chaurasia, A., & Bhushan, B. (2021, March). Analysis of 16-bit and 32-bit RISC processors. In 2021 7th International Conference on Advanced Computing and Communication Systems (ICACCS) (Vol. 1, pp. 1318-1324). IEEE.

[6]. Palekar, S., & Narkhede, N. (2016, May). 32-Bit RISC processor with floating point unit for DSP applications. In 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT) (pp. 2062-2066). IEEE.

[7]. Ritpurkar, S. P., Thakare, M. N., & Korde, G. D. (2015, January). Design and simulation of 32-Bit RISC architecture based on MIPS using VHDL. In 2015 International Conference on Advanced Computing and Communication Systems (pp. 1-6). IEEE.

[8]. Topiwala, M. N., & Saraswathi, N. (2014, May). Implementation of a 32-bit MIPS based RISC processor using Cadence. In 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies (pp. 979-983). IEEE.

[9]. Wang, W., Han, J., Cheng, X., & Zeng, X. (2021). An energy-efficient crypto-extension design for RISC-V. Microelectronics Journal, 115, 105165.

If you have access to this article please login to view the article or kindly login to purchase the article

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Online	15	15

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.