i-manager Publications

A High-Performance Dual Classifier Based Packet Classification Engine on FPGA

Midde Adiseshaiah*, Maruvada Sailaja**

*-** Jawaharlal Nehru Technological University Kakinada, Andhra Pradesh, India.

Periodicity:October - December'2023
DOI : https://doi.org/10.26634/jele.14.1.20441

Abstract

Security is one of the key elements of real-time communication systems, especially with the developments in digital communication systems. One of the most crucial networking activities that guards against hacking and unintentional consequences on connected devices is packet classification. The router's and other linked devices' sluggish processing speeds are a problem for implementing real-time packet classification. This paper proposes a novel parallel architecture for packet classification in routers. The design that has been suggested uses the parallelism that modern hardware technologies offer to categorize several packets at once to increase throughput, lower energy usage, and drastically lower latency. The suggested design supports multiple data reads by utilizing Dual Port RAM, or DPRAM. They have low latency performance and allow for fast rate packet lookup, making them the preferable choice for stage memory. The DPRAM provides the data to the packet scheduling module. The packets are received concurrently by the two subsequent packet splitter units. The throughput of packet classification increases as a result. In this paper, a parallel packet categorization architecture using FPGA is explored for maximizing throughput and maintain allowable latency while preserving low energy consumption. The classifier has the lowest energy efficiency of 7.2nJ and less latency of 58 ns. Its throughput may reach 668 MPPS (million packets per second).

Keywords

Routing, Dual Port RAM, Packet Classification, Field Programmable Gate Array Logic.

How to Cite this Article?

Adiseshaiah, M., and Sailaja, M. (2023). A High-Performance Dual Classifier Based Packet Classification Engine on FPGA. i-manager’s Journal on Electronics Engineering, 14(1), 13-27. https://doi.org/10.26634/jele.14.1.20441

References

[1]. Abbasi, M., Vesaghati Fazel, S., & Rafiee, M. (2020). MBitCuts: Optimal bit-level cutting in geometric space packet classification. The Journal of Supercomputing, 76, 3105-3128.

[2]. Ahmadi, M., Ostadzadeh, S. A., & Wong, S. (2007, November). An analysis of rule-set databases in packet classification. In 18th Annual Workshop on Circuits, Systems and Signal Processing (ProRISC 2007) (pp. 29-30).

[3]. Aldiab, M., Garcia-Palacios, E., Crookes, D., & Sezer, S. (2008). Packet classification by multilevel cutting of the classification space: An algorithmic-architectural solution for IP packet classification in next generation networks. Journal of Computer Networks and Communications, 2008, 1-14.

[4]. Brack, S., Hager, S., & Scheuermann, B. (2015, October). JitVector: Just-in-time code generation for network packet classification. In 2015 IEEE 40th Conference on Local Computer Networks (LCN) (pp. 161-164). IEEE.

[5]. Chang, Y. K., & Chen, H. C. (2019). Fast packet classification using recursive endpoint-cutting and bucket compression on FPGA. The Computer Journal, 62(2), 198-214.

[6]. Chang, Y. K., & Chi, T. Y. (2019, July). Hash-based OpenFlow packet classification on heterogeneous system architecture. In 2019 Eleventh International Conference on Ubiquitous and Future Networks (ICUFN) (pp. 300-305). IEEE.

[7]. Chen, S., Zhong, J., Huang, T., Wei, Z., & Zhao, S. (2021). CMT: An efficient algorithm for scalable packet classification. The Computer Journal, 64(6), 941-959.

[8]. Cheng, Y. C., & Wang, P. C. (2013). Packet classification using dynamically generated decision trees. IEEE Transactions on Computers, 64(2), 582-586.

[9]. Cheng, Y., & Shi, Q. (2022). PCMIgr: A fast packet classification method based on information gain ratio. The Journal of Supercomputing, 79(7), 7414-7437.

[10]. Daly, J., Bruschi, V., Linguaglossa, L., Pontarelli, S., Rossi, D., Tollet, J., & Yourtchenko, A. (2019). Tuplemerge: Fast software packet processing for online packet classification. IEEE/ACM Transactions on Networking, 27(4), 1417-1431.

[11]. Dong, X., Qian, M., & Jiang, R. (2020). Packet classification based on the decision tree with information entropy. The Journal of Supercomputing, 76(6), 4117-4131.

[12]. Doshi, B. T., Dravida, S., Einstein, D. S., & Harshavardhana, P. (1994). Congestion Control for High Speed Packet Networks. United States Patent No. 5,291,481, Washington.

[13]. Ganegedara, T., & Prasanna, V. K. (2012, June). StrideBV: Single chip 400G+ packet classification. In 2012 IEEE 13th International Conference on High Performance Switching and Routing, (pp. 1-6). IEEE.

[14]. Gupta, P., & McKeown, N. (2001). Algorithms for packet classification. IEEE Network, 15(2), 24-32.

[15]. Guruprasad, S. P., & Chandrasekar, B. S. (2020). An efficient bridge architecture for NoC based systems on FPGA platform. In Advances in Intelligent Systems and Interactive Applications: Proceedings of the 4th International Conference on Intelligent, Interactive Systems and Applications (IISA2019) (pp. 377-383). Springer International Publishing.

[16]. Hatami, R., & Bahramgiri, H. (2019). Highperformance architecture for flow-table lookup in SDN on FPGA. The Journal of Supercomputing, 75(1), 384-399.

[17]. Huang, J., Lu, Y., & Guo, K. (2019, June). A hybrid packet classification algorithm based on hash table and geometric space partition. In 2019 IEEE Fourth International Conference on Data Science in Cyberspace (DSC) (pp. 587-592). IEEE.

[18]. Irfan, M., Ullah, Z., & CC Cheung, R. (2019). Zi-CAM: A power and resource efficient binary contentaddressable memory on FPGAs. Electronics, 8(5), 584.

[19]. Irtija, N., Plusquellic, J., Tsiropoulou, E. E., Goldberg, J., Lobser, D., & Stick, D. (2023). Design and analysis of digital communication within an SoC-based control system for trapped-ion quantum computing. IEEE Transactions on Quantum Engineering, 4, 1-24.

[20]. Jamil, H., & Weng, N. (2020, May). Multibit tries packet classification with deep reinforcement learning. In 2020 IEEE 21st International Conference on High Performance Switching and Routing (HPSR) (pp. 1-6). IEEE.

[21]. Jamil, H., Yang, N., & Weng, N. (2022). Many field packet classification with decomposition and reinforcement learning. IET Networks, 11(3), 112-127.

[22]. Jiang, W., & Prasanna, V. K. (2009, August). Field-split parallel architecture for high performance multi-match packet classification using FPGAs. In Proceedings of the Twenty-First Annual Symposium on Parallelism in Algorithms and Architectures, (pp. 188-196).

[23]. Jiang, W., & Prasanna, V. K. (2011). Scalable packet classification on FPGA. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(9), 1668-1680.

[24]. Joseph, D. A. (2009). Packet Classification as a Fundamental Network Primitive (Doctoral Dissertation, University of California, Berkeley).

[25]. Karkvandi, N. R., Asgharian, H., Kusedghi, A., & Akbari, A. (2014). Hardware network packet classifier for high speed intrusion systems. International Journal of Engineering and Technology, 4(3).

[26]. Kennedy, A., Liu, Z., Wang, X., & Liu, B. (2009, August). Multi-engine packet classification hardware accelerator. In 2009 Proceedings of 18th International Conference on Computer Communications and Networks, (pp. 1-6). IEEE.

[27]. Khan, A. U., Chawhan, M., Suryawanshi, Y., & Kakde, S. (2017). Design of high performance packet classification architecture for communication networks. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(4), 109-115.

[28]. Li, C., Li, T., Li, J., Li, D., Yang, H., & Wang, B. (2019). Memory optimization for bit-vector-based packet classification on FPGA. Electronics, 8(10), 1159.

[29]. Li, C., Zeng, X., Song, L., & Jiang, Y. (2020a). A fast, smart packet classification algorithm based on decomposition. Journal of Control Science and Engineering, 2020, 1-11.

[30]. Li, W., Yang, T., Rottenstreich, O., Li, X., Xie, G., Li, H., & Lin, H. (2020b). Tuple space assisted packet classification with high performance on both search and update. IEEE Journal on Selected Areas in Communications, 38(7), 1555-1569.

[31]. Li, Y., Wang, J., Chen, X., & Wu, J. (2021). ITOC: An improved trie-based algorithm for online packet classification. Applied Sciences, 11(18), 8693.

[32]. Li, Y., Wang, J., Chen, X., & Wu, J. (2022). SplitTrie: A fast update packet classification algorithm with trie splitting. Electronics, 11(2), 199.

[33]. Lin, H. T., & Wang, P. C. (2023). TCAM-based packet classification for many-field rules of SDNs. Computer Communications, 203, 89-98.

[34]. Neves, F., Soares, S., & Assuncao, P. A. A. (2018). Optimal voice packet classification for enhanced VoIP over priority-enabled networks. Journal of Communications and Networks, 20(6), 554-564.

[35]. Ponnuswamy, A., & Devi, M. (2022). Range enhanced packet classification to improve computational performance on field programmable gate array. International Journal of Electrical & Computer Engineering, 12(6), 5840-5847.

[36]. Qu, Y. R., & Prasanna, V. K. (2015). Highperformance and dynamically updatable packet classification engine on FPGA. IEEE Transactions on Parallel and Distributed Systems, 27(1), 197-209.

[37]. Reviriego, P., Ullah, A., & Pontarelli, S. (2019). PRTCAM: Efficient TCAM emulation on Xilinx FPGAs using partial reconfiguration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(8), 1952-1956.

[38]. Sanny, A., Ganegedara, T., & Prasanna, V. K. (2013, May). A comparison of ruleset feature independent packet classification engines on FPGA. In 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, (pp. 124-133). IEEE.

[39]. Shen, T., Xie, G., Wang, X., Li, Z., Zhang, X., Zhang, P., & Zhang, D. (2019). RVH: Range-vector hash for fast online packet classification. arXiv preprint arXiv:1909.07159.