Efficient Logic Cell Design for Ultralow-Energy Subthreshold Operation in Wearable Biomedical Systems

S. Divya*
Department of Electronics and Communication Engineering, Sphoorthy Engineering College, Hyderabad, Telangana, India.
Periodicity:July - December'2023
DOI : https://doi.org/10.26634/jcir.11.2.20398


This paper explores efficient logic cell design strategies for ultralow-energy subthreshold operation in wearable biomedical systems. Traditional logic cell design approaches often lead to suboptimal efficiency due to unbalanced Pull-Up (PU) and Pull-Down (PD) networks. Various techniques are examined, including balanced PU/PD network design using body biasing and statistical distribution analysis of drain-source current. Moreover, the reverse channel (RSC) effect is investigated for device optimization. Single-stage gates such as inverters, NAND, and NOR gates are designed with Mentor Graphics tools to minimize power dissipation and area. Multistage gates like XOR and XNOR gates are also optimized for reduced signal propagation delay. A detailed analysis of D-flip-flop designs with varying transistor counts is presented. Power dissipation, delay, rise time, and fall time characteristics are compared for flip-flop configurations comprising 18, 10, and 5 transistors. The results indicate significant energy optimization with the proposed designs, particularly with the 5-transistor configuration, demonstrating the effectiveness of the proposed methodologies in achieving superior energy efficiency and reduced signal noise in biomedical systems.


Finite Impulse Response (FIR), Inverse Narrow Width (INW), Ultralow Energy, Ultralow Voltage, Subthreshold Operation, Logic Cell Design, D Flip-Flop.

How to Cite this Article?

Divya, S. (2023). Efficient Logic Cell Design for Ultralow-Energy Subthreshold Operation in Wearable Biomedical Systems. i-manager’s Journal on Circuits and Systems, 11(2), 20-26. https://doi.org/10.26634/jcir.11.2.20398


[19]. Sutherland, I., Sproull, R. F., & Harris, D. (1999). Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, San Francisco.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.