Design and Optimization of MSI-Enabled Multi-Precision Binary Multiplier Architecture

Rajkumar K.*
Department of Electrical Engineering, Shri Shankaracharya Group of Institution, Junwani, Chhattisgarh, India.
Periodicity:July - December'2023


Arithmetic Logic Units (ALUs) are key elements within processors, executing a variety of operations including multiplication, division, addition, and subtraction. Among these, multiplication stands out as the most frequently utilized function within ALUs. This study presents an innovative MSI-interfaced multiplier architecture designed for integration into a multi-precision floating-point multiplier framework. This novel architecture offers configurations for 24-bit, 53-bit, 113- bit, and 237-bit binary operations, corresponding to single, double, quadruple, and octuple precision modes of floating-point computation. Notably, it enhances throughput by accommodating the multiplication of multiple batches of inputs with each operation initiation, surpassing existing binary multiplication systems. A unique Mantissa Similarity Investigation (MSI) implementation is developed and integrated into the binary multiplier architecture. Comparative analysis of the path delay in 24-bit mode against existing 24-bit multipliers demonstrates that the novel MSI-interfaced binary multiplier architecture, with and without MSI, exhibits reduced path delay compared to all existing systems, as anticipated.


Arithmetic Logic Unit, Binary Multiplier, MSI-Interfaced Multiplier System, Multiplier Architecture, FPGAs in Arithmetic.

How to Cite this Article?

Rajkumar, K. (2023). Design and Optimization of MSI-Enabled Multi-Precision Binary Multiplier Architecture. i-manager’s Journal on Circuits and Systems, 11(2), 27-35.


[6]. Bathija, R. K., Meena, R. S., Sarkar, S., & Sahu, R. (2012). Low power high speed 16x16 bit multiplier using vedic mathematics. International Journal of Computer Applications, 59(6), 41-44.
[14]. Hambley, A. R. (2001). Electrical Engineering: Principles and Applications. Prentice Hall, New Jersey.
[15]. Hennessy, J. L., & Patterson, D. A. (2003). Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Francisco.
[20]. Perry, D. L. (1998). VHDL: Programming by Example. McGraw-Hill Education.
[24]. Thapliyal, H., & Srinivas, M. B. (2005). A novel timearea-power efficient single precision floating-point multiplier. Proceeding of MAPLD, New York.
[26]. Zuras, D., Cowlishaw, M., Aiken, A., Applegate, M., Bailey, D., Bass, S., ... & Canon, S. (2008). IEEE standard for floating-point arithmetic. IEEE Standard, 754(2008), 1-70.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.