A Comparative Analysis of Different Current Mirror Techniques in 65nm Technology

Ashok Kumar Adepu*, Balaji Narayanam**
* Research Scholar, Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University, Kakinada, Andhra Pradesh, India.
** Professor, Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University, Kakinada, Andhra Pradesh, India.
Periodicity:January - June'2023
DOI : https://doi.org/10.26634/jcir.11.1.19778

Abstract

The Current Mirror (CM) technique is widely used in mixed-mode and analog integrated circuits for tasks such as current amplification, biasing, and active loading. The overall effectiveness of these circuits relies heavily on their efficient designs. Current mirrors are primarily employed to accurately replicate currents in a circuit, offering high stability, simplicity, and scalability. They have become indispensable building blocks in analog and mixed-signal circuits, with their significance growing along with the demand for high-performance and low-power designs. Numerous techniques have been proposed to improve the performance metrics of current mirrors, including accuracy, input resistance, output resistance, and bandwidth. This study compares the advantages and disadvantages of these different current mirror techniques on a unified platform. It includes a comprehensive analysis of various contemporary mirror topologies, and classifies them based on their distinct characteristics. The performances of different current mirrors, including the basic CM, Wilson CM, cascode CM, and folded cascode CM circuits, were thoroughly examined in this analysis. The objective of this study is to select an appropriate current mirror for specific applications. The circuits considered in this study accurately mirror a current of 100 µA with a ±2% error using the Cadence Virtuoso software and UMC 65 nm technology. Process, Voltage, and Temperature (PVT) analysis, along with Monte Carlo simulations, were conducted under similar conditions using a supply voltage of 1.2V to ensure a fair comparison across the various current mirror approaches.

Keywords

Analog to Digital Converter (ADC), Digital to Analog Converter (DAC), Histogram, Monte Carlo Analysis, Process Voltage Temperature (PVT), United Microelectronics Corporation (UMC).

How to Cite this Article?

Kumar, A. A., and Narayanam, B. (2023). A Comparative Analysis of Different Current Mirror Techniques in 65nm Technology. i-manager’s Journal on Circuits and Systems, 11(1), 10-22. https://doi.org/10.26634/jcir.11.1.19778

References

[1]. Brooks, T. L., & Rybicki, M. A. (1994). Self-Biased Cascode Current Mirror Having High Voltage Swing and Low Power Consumption. U.S. Patent and Trademark Office, Washington.
[4]. Johns, D. A., & Martin, K. (1997). Analog Integrated Circuit Design. John Wiley & Sons.
[8]. Razavi, B. (2002). Design of Analog CMOS Integrated Circuits. Tata McGraw-Hill, New Delhi.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.