i-manager Publications

Development of a 4-Digit BCD Multiplier Architecture with Similarity Investigator

Marcus Lloyde George*

University of the West Indies, St Augustine, Trinidad and Tobago.

Periodicity:January - March'2023
DOI : https://doi.org/10.26634/jele.13.2.19476

Abstract

Arithmetic Logic Units (ALUs) are very important components in computer systems. They are digital circuits utilized to perform a wide variety of arithmetic and logic operations. Modern Central Processing Units (CPUs) contain powerful and complex ALUs. One such operation performed by ALUs is that of Multiplication. Multiplication scales one variable by another. This research involves the design, implementation and verification of a 4-digit BCD Multiplier Core with Similarity Investigator for path delay reduction. The system is implemented using Xilinx ISE 14.7, verified using ISim and Digilent Nexy3 toolkit and was utilized as the development platform. The research concluded that similarity investigation was capable of path delay reduction of up to 97% compared to that when no similarity investigation was applied. The system can conduct a maximum of 889 unique multiplication operations before facing diminishing returns as a result of the similarity investigation search procedure.

Keywords

Arithmetic Logic Unit, Binary Coded Decimal, BCD Multiplier, BCD Multiplication, Similarity Investigation.

How to Cite this Article?

George, M. L. (2023). Development of a 4-Digit BCD Multiplier Architecture with Similarity Investigator. i-manager’s Journal on Electronics Engineering, 13(2), 1-17. https://doi.org/10.26634/jele.13.2.19476

References

[1]. Ahmed, S. E., Varma, S., & Srinivas, M. B. (2018). Improved designs of digit-by-digit decimal multiplier. Integration, 61, 150-159.

[2]. Al-Khaleel, O. D., Tulić, N. H., & Mhaidat, K. M. (2012, April). FPGA implementation of binary coded decimal digit adders and multipliers. In 2012 8th International Symposium on Mechatronics and its Applications (pp. 1-5). IEEE.

[3]. Al-Khaleel, O., Al-Qudah, Z., Al-Khaleel, M., Papachristou, C. A., & Wolff, F. G. (2011, October). Fast and compact binary-to-BCD conversion circuits for decimal multiplication. In 2011 IEEE 29th International Conference on Computer Design (ICCD) (pp. 226-231). IEEE.

[4]. Anguraj, P., & Krishnan, T. (2021). Design and implementation of modified BCD digit multiplier for digitby- digit decimal multiplier. Analog Integrated Circuits and Signal Processing, 107, 683-694.

[5]. Aruna, T. A., & Bhanumathi, V. (2018, March). An optimised BCD digit multiplier. In 2018 International Conference on Current Trends towards Converging Technologies (ICCTCT) (pp. 1-4). IEEE.

[6]. Bayrakci, A. A., & Akkas, A. (2007, July). Reduced delay BCD adder. In 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP) (pp. 266-271). IEEE.

[7]. Bhattacharya, J., Gupta, A., & Singh, A. (2010, April). A high performance binary to BCD converter for decimal multiplication. In Proceedings of 2010 International Symposium on VLSI Design, Automation and Test (pp. 315-318). IEEE.

[8]. Castillo, E., Lloris, A., Morales, D. P., Parrilla, L., García, A., & Botella, G. (2017). A new area-efficient BCD-digit multiplier. Digital Signal Processing, 62, 1-10.

[9]. Cowlishaw, M. F. (2003, June). Decimal floating-point: Algorism for computers. In Proceedings 2003 16th IEEE Symposium on Computer Arithmetic (pp. 104-111). IEEE.

[10]. Dadda, L., Pisoni, M., & Santambrogio, M. D. (2012, December). A parallel-serial decimal multiplier architecture. In 2012 IEEE 15th International Conference on Computational Science and Engineering (pp. 310-317). IEEE.

[11]. Guardia, C. E. M. (2012, March). Implementation of a fully pipelined BCD multiplier in FPGA. In 2012 VIII Southern Conference on Programmable Logic (pp. 1-6). IEEE.

[12]. Haque, M., Sworna, Z. T., Hasan Babu, H. M., & Biswas, A. K. (2018). A fast FPGA-based BCD adder. Circuits, Systems, and Signal Processing, 37, 4384-4408.

[13]. Jaberipur, G., & Kaivani, A. (2007). Binary-coded decimal digit multipliers. IET Computers & Digital Techniques, 1(4), 377-381.

[14]. Kumar, H. A., & Umadevi, S. (2015). Implementation of fast radix-10 BCD multiplier in FPGA. Indian Journal of Science and Technology, 8(19), 1-6.

[15]. Kumar, N., Bansal, M., & Kumar, N. (2012). VLSI architecture of pipelined booth Wallace MAC unit. International Journal of Computer Applications, 57(11), 14-18.

[16]. Lakshmi, G. S., Fatima, K., & Madhavi, B. K. (2016, November). Implementation of high speed Vedic BCD multiplier using vinculum method. In 2016 IEEE Region 10 Conference (TENCON) (pp. 147-151). IEEE.

[17]. Mehta, A. K., Gupta, M., Jain, V., & Kumar, S. (2013, December). High performance Vedic BCD multiplier and modified binary to BCD converter. In 2013 Annual IEEE India Conference (INDICON) (pp. 1-6). IEEE.

[18]. Neto, H. C., & Véstias, M. P. (2008, September). Decimal multiplier on FPGA using embedded binary multipliers. In 2008 International Conference on Field Programmable Logic and Applications (pp. 197-202). IEEE.

[19]. Pawlak, A., Bouchard, F., & Bakowski, P. (1997, April). Survey on VHDL Modelling Guidelines. In Proceedings of the 2nd Workshop on Libraries, Component Modeling, and Quality Assurance, Toledo, Spain (pp. 117-128).

[20]. Perry, D. L. (1998). VHDL. McGraw-Hill, New York.

[21]. Sreelakshmi, G., Fatima, K., & Madhavi, B. K. (2019, July). Design and implementation of vinculum binary coded decimal multipliers using vinculum binary coded decimal compressors. In 2019 International Conference on Communication and Electronics Systems (ICCES) (pp. 2085-2090). IEEE.

[22]. Sutter, G., Todorovich, E., Bioul, G., Vazquez, M., & Deschamps, J. P. (2009, December). FPGA implementations of BCD multipliers. In 2009 International Conference on Reconfigurable Computing and FPGAs (pp. 36-41). IEEE.

[23]. Sworna, Z. T., Haque, M. U., & Anisuzzaman, D. M. (2018, December). High-Speed and area-efficient LUTBased BCD multiplier design. In 2018 IEEE International WIE Conference on Electrical and Computer Engineering (WIECON-ECE) (pp. 1-4). IEEE.

[24]. Tsang, A., & Olschanowsky, M. (1991). A study of database 2 customer queries. IBM Santa Teresa Laboratory, San Jose, CA.

[25]. Vazquez, A., & De Dinechin, F. (2010a, December). Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs. In 2010 International Conference on Field- Programmable Technology (pp. 126-133). IEEE.

[26]. Vazquez, A., & de Dinechin, F. (2010b). Multioperand decimal tree adders for FPGAs. Institut National de Recherche en Informatique et en Automatique (pp. 1-20).

[27]. Veeramachaneni, S., & Srinivas, M. B. (2008, October). Novel high-speed architecture for 32-bit binary coded decimal (bcd) multiplier. In 2008 International Symposium on Communications and Information Technologies (pp. 543-546). IEEE.

[28]. Véstias, M. P., & Neto, H. C. (2010, March). Parallel decimal multipliers using binary multipliers. In 2010 VI Southern Programmable Logic Conference (SPL) (pp. 73-78). IEEE.

[29]. Véstias, M. P., & Neto, H. C. (2011, April). Iterative decimal multiplication using binary arithmetic. In 2011 VII Southern Conference on Programmable Logic (SPL) (pp. 257-262). IEEE.

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

Development of a 4-Digit BCD Multiplier Architecture with Similarity Investigator

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: