i-manager Publications

A High-Performance Energy Efficient Packet Classification Design on FPGA

Midde Adiseshaiah*, Maruvada Sailaja**

*-** Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University, Kakinada, Andhra Pradesh, India.

Periodicity:January - June'2023
DOI : https://doi.org/10.26634/jcs.12.1.19414

Abstract

One of the most crucial thing to safeguard the network against malicious activities is security and the network devices must be able to classify packets. The firewall applications benefit greatly from the architecture of the packet classification engine that is given in this research work. A tree-based approach is used to systematically analyze each field in a packet header, leading to a more secure system. The Packet Classification Engine (PCE) is configured to evaluate Ethernet packets based on the source IP address, destination IP address, source port, destination port, and protocol aspects in the packet header. The PCE shows that the typical clock frequency from input to output is 13 clocks per second. The architecture is extremely rapid, reliable, and adaptable and can make good use of the tree based algorithm's advantages. The proposed architecture has achieved high throughput of 538 MPPS with less energy of 10.6 nJ at low latency of 62 ns. The PCE must have a rapid and reliable FIFO buffer to work effectively. A FPGA (Field Programmable Gate Array) device is being utilized to filter Ethernet packets using the proposed PCE.

Keywords

Packet Classification, FPGA, Tree-Based Algorithm.

How to Cite this Article?

Adiseshaiah, M., and Sailaja, M. (2023). A High-Performance Energy Efficient Packet Classification Design on FPGA. i-manager’s Journal on Communication Engineering and Systems, 12(1), 24-30. https://doi.org/10.26634/jcs.12.1.19414

References

[1]. Ganegedara, T., & Prasanna, V. K. (2012, June). StrideBV: Single chip 400G+ packet classification. In 2012 IEEE 13th International Conference on High Performance Switching and Routing (pp. 1-6). IEEE.

[2]. Gupta, P., & McKeown, N. (1999, August). Packet classification on multiple fields. In Proceedings of the Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication (pp. 147-160).

[3]. Jamil, H., Yang, N., & Weng, N. (2022). Many field packet classification with decomposition and reinforcement learning. IET Networks, 11(3-4), 112-127.

[4]. Jedhe, G. S., Ramamoorthy, A., & Varghese, K. (2008, April). A scalable high throughput firewall in FPGA. In 2008 16th International Symposium on Field-Programmable Custom Computing Machines (pp. 43-52). IEEE.

[5]. Jiang, W., & Prasanna, V. K. (2009a, July). A FPGAbased parallel architecture for scalable high-speed packet classification. In 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors (pp. 24-31). IEEE.

[6]. Jiang, W., & Prasanna, V. K. (2009b, August). Field-split parallel architecture for high performance multi-match packet classification using FPGAs. In Proceedings of the Twenty-First Annual Symposium on Parallelism in Algorithms and Architectures (pp. 188-196).

[7]. Jiang, W., & Prasanna, V. K. (2011). Scalable packet classification on FPGA. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(9), 1668-1680.

[8]. Kamat, R. K., Gaikwad, P. K., & Shinde, S. A. (2010). Implementation of FPGA based firewall using behavioral synthesis. International Journal of Computer Science and Network Security, 10(6), 199-203.

[9]. Kennedy, A., Liu, Z., Wang, X., & Liu, B. (2009, August). Multi-engine packet classification hardware accelerator. In 2009 Proceedings of 18th International Conference on Computer Communications and Networks (pp. 1-6). IEEE.

[10]. Khan, A. U., Chawhan, M., Suryawanshi, Y., & Kakde, S. (2017). Design of high performance packet classification architecture for communication networks. Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 9(4), 109-115.

[11]. Komar, B., Beekelaar, R., & Wettern, J. (2003). Firewalls for Dummies. John Wiley & Sons.

[12]. Lin, H. T., & Wang, P. C. (2023). TCAM-based packet classification for many-field rules of SDNs. Computer Communications, 203, 89-98.

[13]. Neves, F., Soares, S., & Assuncao, P. A. A. (2018). Optimal voice packet classification for enhanced VoIP over priority-enabled networks. Journal of Communications and Networks, 20(6), 554-564.

[14]. Papaefstathiou, I., & Papaefstathiou, V. (2007, May). Memory-efficient 5D packet classification at 40 Gbps. In IEEE INFOCOM 2007-26th IEEE International Conference on Computer Communications (pp. 1370-1378). IEEE.

[15]. Qu, Y. R., & Prasanna, V. K. (2015). High-performance and dynamically updatable packet classification engine on FPGA. IEEE Transactions on Parallel and Distributed Systems, 27(1), 197-209.

[16]. Ranum, M. J. (1993). Thinking About Firewalls. Trusted information System, Glenwood, Maryland (pp. 1-10).

[17]. Wee, J., Choi, J. G., & Pak, W. (2019). Wildcard fieldsbased partitioning for fast and scalable packet classification in vehicle-to-everything. Sensors, 19(11), 2563.

[18]. Yazdinejad, A., Parizi, R. M., Bohlooli, A., Dehghantanha, A., & Choo, K. K. R. (2020). A highperformance framework for a network programmable packet processor using P4 and FPGA. Journal of Network and Computer Applications, 156, 102564.

[19]. Zhong, J., & Chen, S. (2021). Efficient multi-category packet classification using TCAM. Computer Communications, 169, 1-10.

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

A High-Performance Energy Efficient Packet Classification Design on FPGA

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: