Analysis of Carbon Nanotube for Low Power Nano Electronics Applications

Pradeep Singh Yadav*, Chinmay Chandrakar**, Anil Kumar Sahu***
* Shri Shankaracharya Technical Campus, Bhilai, Chhattisgarh, India.
** Rungta College of Engineering and Technology, Bhilai, Chhattisgarh, India.
*** Bharat Institute of Engineering and Technology, Hyderabad, India.
Periodicity:January - March'2023


The implementation of nanoelectronic circuits depends on technologies such as Complementary Metal-Oxide Semiconductor (CMOS) or Bipolar CMOS (BICMOS), and the length of the channel can be reduced up to a certain limit. Due to the generation of various errors nanomaterials can be an alternative solution for circuit design. In the field of nanotechnology, Carbon Nanotubes (CNTs) have become a notable and remarkable invention. Their structure is very similar to that of graphite, and its small size, lightweight, high strength, and good conductivity make them ideal building blocks for future technologies. CNTs hold great promise for being the catalyst for the next technological revolution. Today, a broad range of processes is available to produce various types of CNTs, depending on the rolling times of graphite sheets. This review paper sheds light on the different types of CNTs, their properties, methods of synthesis such as arc discharge and chemical vapor deposition, and their applications. To achieve this goal, this paper provides a review that aims to define the state-of-the-art in this field from a novel and unified perspective while elaborating insights of current developments and emerging trends.


Carbon Nanotube Field Effect Transistor (CNTFET), Multi-Walled Carbon Nanotubes (MWCNT), Single-Walled Carbon Nanotubes (SWCNT), Double Walled Carbon Nanotubes (DWCNT), Ternary, CVD, Multi Valued Logic, Spice Circuit Simulation.

How to Cite this Article?

Yadav, P. S., Chandrakar, C., and Sahu, A. K. (2023). Analysis of Carbon Nanotube for Low Power Nano Electronics Applications. i-manager’s Journal on Electronics Engineering, 13(2), 46-63.


[2]. Alam, K., & Lake, R. (2005). Performance of 2 nm gate length carbon nanotube field-effect transistors with source∕ drain underlaps. Applied Physics Letters, 87(7), 073104.
[15]. Chowdhury, N., Iannaccone, G., Fiori, G., Antoniadis, D. A., & Palacios, T. (2017). GaN nanowire n- MOSFET with 5 nm channel length for applications in digital electronics. IEEE Electron Device Letters, 38(7), 859-862.
[19]. Dresselhaus, G., Dresselhaus, M. S., & Saito, R. (1998). Physical Properties of Carbon Nanotubes. World scientific.
[34]. Léonard, F. (2008). Physics of Carbon Nanotube Devices. William Andrew.
[39]. Macilwain, C. (2005). Computer hardware: silicon down to the wire. Nature, 436, 22-23.
[42]. Martel, R., Schmidt, T., Shea, H. R., Hertel, T., & Avouris, P. (1998). Single-and multi-wall carbon nanotube field-effect transistors. Applied Physics Letters, 73(17), 2447-2449.
[49]. Peng, H. B., Hughes, M. E., & Golovchenko, J. A. (2006). Room-temperature single charge sensitivity in carbon nanotube field-effect transistors. Applied Physics Letters, 89(24), 243502.
[54]. Ren, Z. (2003a). Inversion channel mobility in high-k high performance MOSFETs. In IEEE International Electron Meeting, 2003.
[62]. Streetman, B. G., & Banerjee, S. (2000). Solid State Electronic Devices (Vol. 4). Prentice hall, New Jersey.
[64]. Svensson, J. (2010). Carbon Nanotube Transistors: Nanotube Growth, Contact Properties and Novel Devices (Doctoral thesis, University of Gothenburg).
[69]. Wind, S. J., Appenzeller, J., Martel, R., Derycke, V., & Avouris, P. (2002). Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Applied Physics Letters, 80(20), 3817-3819.
[71]. Yang, M. H., Teo, K. B., Gangloff, L., Milne, W. I., Hasko, D. G., Robert, Y., & Legagneux, P. (2006). Advantages of top-gate, high-k dielectric carbon nanotube field-effect transistors. Applied Physics Letters, 88(11), 113507.
[74]. Zhang, Z. Y., Wang, S., Ding, L., Liang, X. L., Xu, H. L., Shen, J., ... & Peng, L. M. (2008). High-performance ntype carbon nanotube field-effect transistors with estimated sub-10-ps gate delay. Applied Physics Letters, 92(13), 133117.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.