0 Contact Us

A Rigorous Approach to Microprocessor Verification using UVM

A. Bindu*

Department of Electrical and Electronics Engineering, C.S.I Institute of Technology, Thovalai, Tamil Nadu, India.

Periodicity:September - November'2022
DOI : https://doi.org/10.26634/jele.13.1.19344

Abstract

In today's fast-paced technology industry, microprocessors play an increasingly important role in a wide range of applications. However, verifying the correctness of complex microprocessor designs remains a significant challenge. To address this issue, a rigorous approach to microprocessor verification using the Universal Verification Methodology (UVM) is proposed. UVM provides a standardised and scalable approach to verifying digital designs, including microprocessors, and has been widely adopted in the industry. This research proposes a UVM-based verification framework for microprocessors that can identify and eliminate design errors early in the development cycle. The proposed approach covers functional verification, performance verification, and hardware-software co-verification. The effectiveness of the proposed approach is evaluated through a case study of a commercial microprocessor design, where the UVM-based verification framework successfully detected and resolved several design bugs. The results demonstrate the potential of the proposed rigorous approach to microprocessor verification using UVM to enhance the quality and reliability of microprocessor designs.

Keywords

Microprocessor Design, Verification Methodology, Universal Verification Methodology (UVM), Functional Verification, Performance Verification, Hardware-Software Co-Verification, Bug Detection.

How to Cite this Article?

Bindu, A. (2022). A Rigorous Approach to Microprocessor Verification using UVM. i-manager's Journal on Electronics Engineering, 13(1), 39-50. https://doi.org/10.26634/jele.13.1.19344

References

[1]. Barbirotta, M., Mastrandrea, A., Menichelli, F., Vigli, F., Blasi, L., Cheikh, A., ... & Olivieri, M. (2020, October). Fault resilience analysis of a RISC-V microprocessor design through a dedicated UVM environment. In 2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) (pp. 1-6). IEEE.

[2]. Chen, J., Wang, Z., Ding, Y., Feng, H., & Chen, D. (2021, September). Design and verification of RISC-V CPU based on HLS and UVM. In 2021 IEEE International Conference on Computer Science, Electronic Information Engineering and Intelligent Control Technology (CEI) (pp. 659-664). IEEE.

[3]. Fathy, K., & Salah, K. (2016, December). An efficient scenario based testing methodology using uvm. In 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV) (pp. 57-60). IEEE.

[4]. Hasan, O., & Tahar, S. (2015). Formal verification methods. In Encyclopedia of Information Science and Technology (pp. 7162-7170). IGI Global.

[5]. Herdt, V., Große, D., Jentzsch, E., & Drechsler, R. (2020, September). Efficient cross-level testing for processor verification: A RISC-V case-study. In 2020 Forum for Specification and Design Languages (FDL) (pp. 1-7). IEEE.

[6]. Jones, R. B., O'Leary, J. W., Seger, C. J., Aagaard, M. D., & Melham, T. F. (2001). Practical formal verification in microprocessor design. IEEE Design & Test of Computers, 18(4), 16-25.

[7]. Liew, Y. H. (2022). Verification of RISC-V design with Universal Verification Methodology (UVM) (Doctoral dissertation, UTAR).

[8]. Loh, S. H., Liew, Y. H., & Sim, J. J. (2022, October). VLSI design course with verification of RISC-V design using universal verification methodology (UVM). In 2022 IEEE 12th International Conference on Control System, Computing and Engineering (ICCSCE) (pp. 7-12). IEEE.

[9]. Mahmoud, K., Ahmed, R., Ayman, K., Aymau, M., Taie, W., Ibrahim, Y., ... & Salah, K. (2022, September). Towards a generic UVM. In 2022 IEEE High Performance Extreme Computing Conference (HPEC) (pp. 1-6). IEEE.

[10]. Mehta, A. B. (2018). ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies. Springer, Cham.

[11]. Qamar, S., Butt, W. H., Anwar, M. W., Azam, F., & Khan, M. Q. (2020, February). A comprehensive investigation of universal verification methodology (UVM) standard for design verification. In Proceedings of the 2020 9th International Conference on Software and Computer Applications (pp. 339-343).

[12]. Salah, K. (2017, December). A unified UVM architecture for flash-based memory. In 2017 18th International Workshop on Microprocessor and SOC Test and Verification (MTV) (pp. 1-4). IEEE.

[13]. Sharma, G., Bhargava, L., & Kumar, V. (2022). A composite System C-UVM abstract optimal path selection verification architecture for complex designs. Microelectronics Reliability, 131, 114508.

[14]. Stotland, I., Shpagilev, D., & Starikovskaya, N. (2016, October). UVM based approaches to functional verification of communication controllers of microprocessor systems. In 2016 IEEE East-West Design & Test Symposium (EWDTS) (pp. 1-4). IEEE.

[15]. Tieth, S. S., & Menghal, P. M. (2022). Verification of microprocessor using universal verification methodology. In Smart Technologies for Energy, Environment and Sustainable Development, Vol 1: Select Proceedings of ICSTEESD 2020 (pp. 495-502). Springer Nature Singapore, Singapore.

[16]. Warke, T. P. (2018). Verification of SD/MMC Controller IP Using UVM (Doctoral dissertation, Rochester Institute of Technology).

[17]. Yun, Y. N., Kim, J. B., Kim, N. D., & Min, B. (2011, November). Beyond UVM for practical SoC verification. In 2011 International SoC Design Conference (pp. 158-162). IEEE.

If you have access to this article please login to view the article or kindly login to purchase the article

Username/Email

Password

Forgot password?

Remember me

Don't have an account? Sign Up

Purchase Instant Access

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.

Alert

Full Article Now Not Available

Submit New Paper Track Paper Status Buy Journal Track Your Subscription Journal Archive

Authors Institutions/Librarians Agents Conferences

About Us Contact FAQ Terms and Conditions Privacy Policy Refund & cancellation Policy