References
[1]. Aguirre-Hernandez, M., & Linares-Aranda, M. (2006,
April). A clock-gated pulse-triggered D flip-flop for lowpower
high-performance VLSI synchronous systems. In
2006, International Caribbean Conference on Devices,
Circuits and Systems, (pp. 293-297). IEEE. https://doi.org/10.1109/ICCDCS.2006.250876
[2]. Asthana, A., & Akashe, S. (2013). Power efficient d flip
flop circuit using MTCMOS technique in deep submicron
technology. International Journal of Engineering
Research & Technology, 2(11), 1785-1791.
[3]. Chandrakasan, A. P., Sheng, S., & Brodersen, R. W.
(1992). Low-power CMOS digital design. IEEE Journal of
Solid-State Circuits, 27(4), 473-484. https://doi.org/10.1109/4.126534
[4]. Deepthi, K., & Srikanth, M. P. (2019). Design of 18-
transistor TSPC Flip-Flop based on logic structure reduction
schemes. International Journal of Research, 8(5), 1049-1056.
[5]. Kavali, K., Rajendar, S., & Naresh, R. (2015). Design of
low power adaptive pulse triggeredflip-flop using
modified clock gating schemeat 90nm technology.
Procedia Materials Science, 10, 323-330. https://doi.org/10.1016/j.mspro.2015.06.063
[6]. Kim, S. H., & Mooney, V. J. (2006, October). Sleepy
keeper: a new approach to low-leakage power VLSI
design. In 2006, IFIP International Conference on Very
Large Scale Integration, (pp. 367-372). IEEE. https://doi.org/10.1109/VLSISOC.2006.313263
[7]. Ko, U., & Balsara, P. T. (2000). High-performance
energy-efficient D-flip-flop circuits. IEEE Transactions on
Very Large Scale Integration (VLSI) Systems, 8(1), 94-98.
https://doi.org/10.1109/92.820765
[8]. Kumar, K. V. K. V. L. P., Prabhakar, V. S. V., Naresh, K.,
Krishna, N. G., & Hari, R. S. (2021). Design and analysis of
FS-TSPC-DET flip-flop for IoT applications. Turkish Journal of
Computer and Mathematics Education, 12(5), 161-169.
https://doi.org/10.17762/turcomat.v12i5.808
[9]. Mano, M. M. (1972). Digital Logic and Computer
Design. Prentice Hall.
[10]. Naik, S., & Chandel, R. (2010, March). Design of a
low power flip-flop using CMOS deep sub-micron
technology. In 2010, International Conference on Recent
Trends in Information, Telecommunication and
Computing, (pp. 253-256). IEEE. https://doi.org/10.1109/ITC.2010.100
[11]. Pedram, M. (2003). Power minimization in IC design:
Principles and applications. ACM Transactions on Design
Automation of Electronic Systems (TODAES), 1(1), 3-56.
https://doi.org/10.1145/225871.225877
[12]. Pontikakis, B., & Nekili, M. (2002, May). A novel
double edge-triggered pulse-clocked TSPC D flip-flop for
high-per formance and low-power VLSI design
applications. In 2002, IEEE International Symposium on
Circuits and Systems. Proceedings, (Vol. 5) (pp. V 101-V104). https://doi.org/10.1109/ISCAS.2002.1010650
[13]. Powell, M., Yang, S., Falsafi, B., Roy, K. & Vijaykumar,
T. N. (2000). Gated-Vdd: A circuit technique to reduce
leakage in deep-submicron cache memories. In Proceedings of the 2000 International Symposium on Low
Power Electronics and Design (ISLPED'00), (pp. 90-95).
https://doi.org/10.1109/LPE.2000.155259
[14]. Razavi, B. (2016). TSPC logic [a circuit for all seasons].
IEEE Solid-State Circuits Magazine, 8(4), 10-13. https://doi.org/10.1109/MSSC.2016.2603228
[15]. Roy, K., Mukhopadhyay, S., & Mahmoodi-
Meimand, H. (2003). Leakage current mechanisms and
leakage reduction techniques in deep-submicrometer
CMOS circuits. Proceedings of the IEEE, 91(2), 305-327.
https://doi.org/10.1109/JPROC.2002.808156
[16]. Shaikh, J., & Rahaman, H. (2018, March). High
speed and low power preset-able modified TSPC D flipflop
design and performance comparison with TSPC D
flip-flop. In 2018, International Symposium on Devices,
Circuits and Systems (ISDCS), (pp. 1-4). IEEE. https://doi.org/10.1109/ISDCS.2018.8379677
[17]. Tiwari, M., Singh, P. J., & Vaidhya, M. Y. (2012).
Adiabatic Improved Efficient Charge Recovery Logic for
low power CMOS logic. International journal of Electronic
Communication and Computer Engineering, 1(5),
350-354.
[18]. Weste, N. H. E., & Eshraghian, K. (1993). Principles of
CMOS VLSI Design: A Systems Perspective. Pearson
Education, Inc.
[19]. Yuan, J., & Svensson, C. (1997). New single-clock
CMOS latches and flipflops with improved speed and
power savings. IEEE Journal of Solid-State Circuits, 32(1),
62-69. https://doi.org/10.1109/4.553179
