References
[1]. Asthana, A., & Akashe, S. (2013). Power efficient d flip
flop circuit using mtcmos technique in deep submicron
technology. International Journal of Engineering
Research & Technology, 2(11), 1785-1791.
[2]. Babu, A. (2014). Power optimization techniques at
circuit and device level in digital cmos vlsi–A review.
International Journal of Engineering Research &
Technology (IJERT), 3(11), 375-379.
[3]. Kavali, K., Rajendar, S., & Naresh, R. (2015). Design of
low power adaptive pulse triggeredflip-flop using
modified clock gating schemeat 90 nm technology.
Procedia Materials Science, 10, 323-330. https://doi.org/10.1016/j.mspro.2015.06.063
[4]. Krishnan, A. R., & Tony, D. (2015). TSPC based state
look ahead counter. International Journal of Advanced
Research, 3(11), 1553–1557.
[5]. Mano, M. M. (1979). Digital Logic and Computer
Design. Pearson College Div.
[6]. Matey, C. V., Mendhe, S. K., & Zade, S. A. (2015). A
Novel Design of Counter Using TSPC D FLIP-FLOP for High
performance and low power VLSI design applications
using 45NM CMOS technology. International Journal of
Science Technology & Management, 4(1), 63-66.
[7]. Naik, P., & Pandey, P. (2018). Design and
implementation of low power ring and Johnson counter
using transistor resizing technology by VHDL. Journal of
Electrical and Power System Engineering, 4(3), 26-33.
[8]. Naik, S., & Chandel, R. (2010, March). Design of a low
power flip-flop using CMOS deep sub micron technology.
International Journal of Electronics Signals and Systems, 253-256, 2(4). https://doi.org/10.1109/ITC.2010.100
[9]. Pokhrel, H., Kumar, D., & Sharma, A. (2017). Design
and analysis of 4-bit Binary synchronous counter by
leakage reduction techniques. International Journal of
Computer Trends and Technology, 50(2), 101-106.
[10]. Rajani, H. P., & Kulkarni, S. (2012). Novel sleep
transistor techniques for low leakage power peripheral
circuits. International Journal of VLSI Design &
Communication Systems, 3(4), 81-95. https://doi.org/10.5121/vlsic.2012.3408
[11]. Razavi, B. (2016). TSPC logic [a circuit for all seasons].
IEEE Solid-State Circuits Magazine, 8(4), 10-13.
https://doi.org/10.1109/MSSC.2016.2603228
[12]. Roy, K., Mukhopadhyay, S., & Mahmoodi-
Meimand, H. (2003). Leakage current mechanisms and
leakage reduction techniques in deep-submicrometer
CMOS circuits. Proceedings of the IEEE, 91(2), 305-327.
https://doi.org/10.1109/JPROC.2002.808156
[13]. Saravanan, D. S., Sivakumar, S. A., Sasipriya, D. S., &
Sowmya, R. (2016). Design of low power flip flop and
implementation in a 4-bit counter. International Journal
of Printing, Packaging & Allied Sciences, 4(3), 2110-2121.
[14]. Shaikh, J., & Rahaman, H. (2018, March). High
speed and low power preset-able modified TSPC D flipflop
design and performance comparison with TSPC D
flip-flop. In 2018, International Symposium on Devices,
Circuits and Systems (ISDCS), 1-4. https://doi.org/10.1109/ISDCS.2018.8379677
[15]. Sinha, P., & Srivastava, S. (2012). Design of a low
power four-bit binary counter using enhancement type
MOSFET. International Journal of Engineering Research &
Technology, 1(8), 1-6.
[16]. Vijeyakumar, K. N., Sumathy, V., Pramod, P., &
Saravanakumar, S. (2014). Design of high speed low
power counter using pipelining. Journal of Scientific and
Industrial Research, 73(2):117-123
[17]. West, N. H. E., & Eshraghian, K. (1993). Principles of
CMOS VLSI Design A Systems Perspective. Pearson
Education.
