References
[1]. Abbasi, S. A., Zulhelmi, & Alamoud, A. R. M. (2015).
FPGA design, simulation and prototyping of a high speed
32-bit pipeline multiplier based on Vedic mathematics.
IEICE Electronics Express, 12(16), 1-12. https://doi.org/10.1587/elex.12.20150450
[2]. Ashreetha, B., Devi, M. R., Kumar, U. P., Mani, M. K.,
Sahu, D. N., & Reddy, P. C. S. (2022a). Soft optimization
techniques for automatic liver cancer detection in
abdominal liver images. International Journal of Health
Sciences, 6(1), 10820–10831. https://doi.org/10.53730/ijhs.v6nS1.7597
[3]. Ashreetha, B., Kumar, N. A., Venkataramireddy, D.,
Badrinarayanan, D., Vijayaraghavan, V., & Sumithra, M. (2022b). Role of embedded systems in industrial sectionby
considering the automotive industry as an example.
Journal of Optoelectronics Laser, 41(3), 100–103.
https://doi.org/10050086.2022.03.14
[4]. Bharathi, M., & Shirur, Y. J. M. (2021). VlSI
implementation of multiply and accumulate unit using
offset binary coding distributed arithmetic. Turkish Journal
of Computer and Mathematics Education, 12(11), 4739-4749.
[5]. Bharathi, M., Shirur, Y. J. M., & Lahari, P. L. (2020, July).
Performance evaluation of distributed arithmetic based
MAC structures for DSP applications. In 2020, 7th
International Conference on Smart Structures and
Systems (ICSSS), (pp. 1-5). IEEE. https://doi.org/10.1109/ICSSS49621.2020.9202003
[6]. Elliott, D. G., Stumm, M., Snelgrove, W. M., Cojocaru,
C., & McKenzie, R. (1999). Computational RAM:
Implementing processors in memory. IEEE Design & Test of
Computers, 16(1), 32-41. https://doi.org/10.1109/54.748803
[7]. Itoh, K., Kimura, S. I., & Sakata, T. (1999, September).
VLSI memory technology: Current status and future trends.
In Proceedings of the 25th European Solid-State Circuits
Conference, (pp. 3-10). IEEE.
[8]. Kuo, S. M., Lee, B. H., & Tian, W. (2006). Real-Time
Digital Signal Processing: Implementations and
Applications. John Wiley.
[9]. Lahari, P. L., Bharathi, M., & Shirur, Y. J. (2020a, June).
An efficient truncated mac using approximate adders for
image and video processing applications. In 2020, 4th
International Conference on Trends in Electronics and
Informatics (ICOEI), (pp. 1039-1043). IEEE. https://doi.org/10.1109/ICOEI48184.2020.9142930
[10]. Lahari, P. L., Bharathi, M., & Shirur, Y. J. M. (2020b,
July). High speed floating point multiply accumulate unit
using offset binary coding. In 2020, 7th International
Conference on Smart Structures and Systems (ICSSS), (pp. 1-5). IEEE. https://doi.org/10.1109/ICSSS49621.2020.9202333
[11]. Lee, H. R., Jen, C. W., & Liu, C. M. (1993). On the
design automation of the memor y-based VLSI architectures for FIR filters. IEEE Transactions on Consumer
Electronics, 39(3), 619-629. https://doi.org/10.1109/30.234644
[12]. Macleod, M. D., & Dempster, A. G. (2005).
Multiplierless FIR filter design algorithms. IEEE Signal
Processing Letters, 12(3), 186-189. https://doi.org/10.1109/LSP.2004.842270
[13]. Mitra, S. K., & Kuo, Y. (2006). Digital Signal
Processing: A Computer- Based Approach, NY:
McGraw-Hill.
[14]. Murugesh, M. B., Nagaraj, S., Jayasree, J., & Reddy,
G. V. K. (2020, July). Modified high speed 32-bit Vedic
multiplier design and implementation. In 2020
International Conference on Electronics and Sustainable
Communication Systems (ICESC), (pp. 929-932). IEEE.
https://doi.org/10.1109/ICESC48915.2020.9155882
[15]. Parhi, K. K. (1999). VLSI Digital Signal Processing
Systems: Design and Implementation. John Wiley & Sons.
[16]. Prabhu, A. S., & Elakya, V. (2012, February). Design
of modified low power booth multiplier. In 2012,
International Conference on Computing, Communication
and Applications, (pp. 1-6). IEEE. https://doi.org/10.1109/ICCCA.2012.6179166
[17]. Preetha, M., Kumar, N. A., Elavarasi, K., Vignesh, T., &
Nagaraju, V. (2022). A hybrid clustering approach based
Q-Leach in TDMA to optimize QOS-Parameters. Wireless
Personal Communications, 123(2), 1169-1200. https://doi.org/10.1007/s11277-021-09175-8
[18]. Proakis J. G., & Manolakis D. G. (1996). Digital Signal
Processing: Principles, Algorithms, and Applications.
Prentice Hall.
[19]. Rajput, R. P., & Swamy, M. S. (2012, March). High
speed modified booth encoder multiplier for signed and unsigned numbers. In 2012 UKSim 14th International
Conference on Computer Modelling and Simulation,
(pp. 649-654). IEEE. https://doi.org/10.1109/UKSim.2012.99
[20]. Ram, G. C., Lakshmanna, Y. R., Rani, D. S., &
Sindhuri, K. B. (2016a, March). Area efficient modified
Vedic multiplier. In 2016, International Conference on
Circuit, Power and Computing Technologies
(ICCPCT), (pp. 1-5). IEEE. https://doi.org/10.1109/ICCPCT.2016.7530294
[21]. Ram, G. C., Rani, D. S., Balasaikesava, R., &
Sindhuri, K. B. (2016b, May). Design of delay efficient
modified 16 bit Wallace multiplier. In 2016, IEEE
International Conference on Recent Trends in
Electronics, Information & Communication Technology
(RTEICT), (pp. 1887-1891). IEEE. https://doi.org/10.1109/RTEICT.2016.7808163
[22]. Sheng, S., Chandrakasan, A., & Brodersen, R. W.
(1992). A portable multimedia terminal. IEEE
Communications Magazine, 30(12), 64-75. https://doi.org/10.1109/35.210358
[23]. Swamy, K. A., Alex, Z. C., Ramachandran, P.,
Mathew, T. L., Sushma, C., & Padmaja, N. (2021,
November). Real-time implementation of delay efficient
DCT based hearing aid algorithm using TMS320C5505
DSP processor. In 2021, Innovations in Power and
Advanced Computing Technologies (i-PACT), (pp. 1-8).
IEEE. https://doi.org/10.1109/i-PACT52855.2021.9696632
[24]. Vardhan, A. S., Bharathi, M., & Padmaja, N. (2019).
Convolution techniques using modified booth
multiplication. i-manager's Journal on Digital Signal
Processing, 7(2), 33-39. https://doi.org/10.26634/jdp.7.2.16697
