i-manager Publications

An Innovative FPGA-Based ADC/DAC Design using 1-Bit Adaptive-Delta Modulation

Akash Sardar*, Sayantan Dey**, Iti Saha Misra***

*-*** Department of Electronics and Telecommunication Engineering, Jadavpur University, Kolkata, West Bengal, India.

Periodicity:July - December'2022
DOI : https://doi.org/10.26634/jcir.10.2.18902

Abstract

The Analog-to-Digital Converter (ADC), with its wide variety of applications in the electronics and communication domains, is the most crucial unit in every digital gadget. This paper discusses a smart way of converting an input analog signal to its digital counterpart using an innovative Adaptive-Delta modulator, followed by a signal reconstruction process to retrieve the original message. It has done the design in Matrix Laboratory (MATLAB) Simulink, and the hardware implementation is tested on the Xilinx Spartan-6 LX45 FPGA core. This design aims for high-accuracy conversion and optimization of hardware resources. The 1-bit adaptive model is superior in comparison to the traditional delta modulation (DM) scheme while tracking stiff analog input signals, producing a much lower mean square error. The implementation is quite simple as it uses the transmission of 1-bit digital data at a time. On the receiver side, digital-toanalog conversion (DAC) makes use of the same adaptive logic in reconstructing the original input signal. The designed prototype demonstrates its resistance to a wide range of input amplitude and frequency variations. The ADC-DAC design method in this paper is accurate, makes the best use of resources, and is easy to use.

Keywords

Analog-to-Digital Converter (ADC), 1-Bit Adaptive Delta, FPGA, Hardware Co-Simulation.

How to Cite this Article?

Sardar, A., Dey, S., and Misra, I. S. (2022). An Innovative FPGA-Based ADC/DAC Design using 1-Bit Adaptive-Delta Modulation. i-manager’s Journal on Circuits and Systems, 10(2), 1-9. https://doi.org/10.26634/jcir.10.2.18902

References

[1]. Abate, J. E. (1967). Linear and adaptive delta modulation. Proceedings of the IEEE, 55(3), 298-308. https://doi.org/10.1109/PROC.1967.5486

[2]. Agbemenu, A. S., Addo, E. O., & Kommey, B. (2018). A 3-bit 10-MSps low power CMOS flash ADC. Communication of Applied Electronics, 7(22), 21-26.

[3]. Al-Korj, A., & Veres, S. M. (2007). Model-based predictive adaptive delta modulation. IFAC Proceedings Volumes, 40(13), 435-440. https://doi.org/10.3182/20070829-3-RU-4911.00067

[4]. Baig, M. N. A., & Ranjan, R. (2017). Design and implementation of 3-bit high speed flash ADC for wireless LAN applications. International Journal of Advanced Research in Computer and Communication Engineering, 6(3), 428-433. https://doi.org/10.17148/IJARCCE.2017.6399

[5]. Dalmia, H., & Sinha, S. K. (2020). Analog to digital converters (ADC): A literature review. In E3S Web of Conferences, 184, Article 01025. https://doi.org/10.1051/e3sconf/202018401025

[6]. Firojuddin, S., Pal, S., & Pain, P. (2020). Design and comparative analysis of low-power, high-speed, 3-bit flash ADC for biomedical signal processing using 45-nm CMOS technology. In K. Maharatna, M. Kanjilal, S. Konar, S. Nandi, K. Das, (Eds.) Computational Advancement in Communication Circuits and Systems, (pp. 331-342). https://doi.org/10.1007/978-981-13-8687-9_30

[7]. Jammu, B. R., Botcha, H. K., Sowjanya, A. V., & Bodasingi, N. (2017, April). FPGA implementation of BASKBFSK- BPSK-DPSK digital modulators using system generator. In 2017, International Conference on Ciruit, Power and Computing Technologies (ICCPCT) (pp. 1-5). IEEE. https://doi.org/10.1109/ICCPCT.2017.8074203

[8]. Julsereewong, A., Pongswatd, S., Riewruja, V., Sasaki, H., Fujimoto, K., & Shi, Y. (2009, December). Accurate dual slope analog-to-digital converter using bootstrap circuit. In 2009, Fourth International Conference on Innovative Computing, Information and Control (ICICIC), (pp. 1361-1364). https://doi.org/10.1109/ICICIC.2009.65

[9]. Kaur, S., & Charanjit, S. (2013). FPGA implementation of sigma delta ADC on Spartan 2. International Journal of Advanced Research in Computer and Communication Engineering, 2(10), 4168-4172.

[10]. Kumar, N., Rawat, M., & Rawat, K. (2020). Softwaredefined radio transceiver design using FPGA-based system-on-chip embedded platform with adaptive digital predistortion. IEEE Access, 8, 214882-214893. https://doi.org/10.1109/ACCESS.2020.3041463

[11]. Li, H., & Hu, J. (2019, October). The research on SAR ADC integrated circuit. Journal of Physics: Conference Series, 1314(1), Article 012022. https://doi.org/10.1088/1742-6596/1314/1/012022

[12] . Ndzi, D. L., Stuart, K., Toautachone, S., Yang, Y., & Dunn, V. (2011). An FPGA-based adaptable 200 MHz bandwidth channel sounder for wireless communication channel characterisation. International Journal of Reconfigurable Computing, 2011, Article 894530. https://doi.org/10.1155/2011/894530

[13]. Pareek, V. (2016, March). A novel implementation of QPSK modulator on FPGA. In 2016 IEEE Students'Conference on Electrical, Electronics and Computer Science (SCEECS) (pp. 1-4). IEEE. https://doi.org/10.1109/SCEECS.2016.7509346

[14]. Popescu, S. O., Gontean, A. S., & Budura, G. (2011, May). Simulation and implementation of a BPSK modulator on FPGA. In 2011, 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI) (pp. 459-463). IEEE. https://doi.org/10.1109/SACI.2011.5873047

[15]. Shende, R. M., & Gumble, P. R. (2011). VLSI design of low power high speed 4 bit resolution pipeline ADC in submicron CMOS technology. International Journal of VLSI Design & Communication Systems, 2(4), 81–93. https://doi.org/10.5121/vlsic.2011.2408

[16]. Zhang, H. F., Luo, C. L., Tang, P. Y., Cui, K., Lin, S. Z., Jin, G., & Wang, J. (2013, October). High-speed arbitrary waveform generator based on FPGA. In 2013, IEEE Nuclear Science Symposium and Medical Imaging Conference (2013 NSS/MIC) (pp. 1-5). IEEE. https://doi.org/10.1109/NSSMIC.2013.6829760

[17]. Zierhofer, C. M. (2000). Adaptive sigma-delta modulation with one-bit quantization. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(5), 408-415. https://doi.org/10.1109/82.842109

If you have access to this article please login to view the article or kindly login to purchase the article

Single Article

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Online	15	15

ADD TO CART

Options for accessing this content:

If you would like institutional access to this content, please recommend the title to your librarian.
If you already have i-manager's user account: Login above and proceed to purchase the article.
New Users: Please register, then proceed to purchase the article.