Design and Implementation of Systolic Architecture Based FIR FilterDesign and Implementation of Systolic Architecture Based FIR Filter

P. Pushpalatha*, K. Babulu**
*-** Department of Electronics and Communication Engineering, University College of Engineering, Jawaharlal Nehru Technological University, Kakinada, Andhra Pradesh, India.
Periodicity:January - June'2022


In signal processing, a filter is a device or process that removes some unwanted components or features from a signal. Digital filters are mainly divided into Infinite Impulse Response (IIR) filters and Finite Impulse Response (FIR) filters. FIR filters are mostly used in applications like image processing, communications, Digital Signal Processing (DSP) etc. One of the most used filters for designing of VLSI circuits is FIR filter. Systolic architecture is a Processing Element (PE) network that generates and passes data rhythmically through the system. The concept of systolic architecture can map high-level computing into hardware structures. FIR filter with systolic architectures provide better examples for efficient VLSI and FPGA implementations of many digital signal processing applications because of their modularity and regularity features.


FIR Filters, Systolic Design, Pipelining, Digital Signal Processing.

How to Cite this Article?

Pushpalatha, P., and Babulu, K. (2022). Design and Implementation of Systolic Architecture Based Fir Filter. i-manager’s Journal on Digital Signal Processing, 10(1), 17-23.


[1]. Daitx, F. F., Rosa, V. S., Costa, E., Flores, P., & Bampi, S. (2008). VHDL generation of optimized FIR filters. In 2008 2nd International Conference on Signals, Circuits and Systems, 1-5.
[2]. Faust, M., Kumm, M., Chang, C. H., & Zipf, P. (2015). Efficient structural adder pipelining in transposed form FIR filters. In 2015 IEEE International Conference on Digital Signal Processing (DSP), 311-314.
[3]. Meher, P. K., & Maheshwari, M. (2011). A high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm. In 2011 IEEE International Symposium of Circuits and Systems (ISCAS), 121-124.
[4]. Parhi, K. K. (1999). VLSI Digital Signal Processing Systems Design and Implementation. Wiley, (pp. 816).
[5]. Poltmann, R. D. (1995). Conversion of the delayed LMS algorithm into the LMS algorithm. IEEE Signal Processing Letters, 2(12), 223.
[6]. Ramanathan, S., & Visvanathan, V. (1996). A systolic architecture for LMS adaptive filtering with minimal adaptation delay. Proceedings of 9th International Conference on VLSI Design.
[7]. Santha, K. R., & Vaidehi, V. (2005). A New Pipelined Architecture for the DLMS Algorithm. In 2005 Annual IEEE India Conference-Indicon, 250-254.
[8]. Van, L. D., & Feng, W. S. (2000). Efficient systolic architectures for 1-D and 2-D DLMS adaptive digital filters. IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394), 399-402.
[9]. Van, L. D., & Feng, W. S. (2001). An efficient systolic architecture for the DLMS adaptive filter and its applications. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 48(4), 359-366.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.