i-manager Publications

An Optimized Design Approach for 8-Bit Pipelined ADC using High Gain Amplifier

Kakarla Deepti*

Hybrid Neural Network Architectures, India.

Periodicity:December - February'2022
DOI : https://doi.org/10.26634/jele.12.2.18529

Abstract

Demand of high-performance converters with integrated circuits with combined features and specifications of power consumption, resolution and speed have become very dominant in many emerging applications. Pipelined ADC mixed signal system consists of Sample and Hold, Flash ADC, DAC and Gain amplifier in all the stages. In the present work, a pipeline ADC architecture has 3-stages, with each stage of 3-bits with 3-bit flash ADC followed by a 3-bit binary weighted DAC at each stage. A novel approach to design a 8-bit ADC is implemented, and this design offers less number of comparators compared to flash ADC with less circuit complexity, and 8-bit ADC is designed with improvement in resolution. It is simulated first in MATLAB, but applying 1.8Volts sinusoidal and sampling time of 40 MSPS and clock frequency 10MHz the individual blocks are implemented in LT-spice 180 nm technology with bandwidth of 40 MHz. Then a high gain amplifier is implemented by using Diode connected load differential amplifier with 10mv input voltage and 18Mhz input frequency.

Keywords

Pipelined ADC, Differential Amplifier, Simulink.

How to Cite this Article?

Deepti, K. (2022). An Optimized Design Approach for 8-Bit Pipelined ADC using High Gain Amplifier. i-manager's Journal on Electronics Engineering, 12(2), 23-29. https://doi.org/10.26634/jele.12.2.18529

References

[1]. Chen, Z., Miyahara, M., & Matsuzawa, A. (2016). A 9.35-ENOB, 14.8 fJ/conv.-step fully-passive noise-shaping SAR ADC. IEICE Transactions on Electronics, 99(8), 963-973.

[2]. Gao, B., Li, X., Yan, C., & Wu, J. (2020, October). Active noise shaping SAR ADC based on ISDM with the 5MHz bandwidth. In 2020, IEEE International Symposium on Circuits and Systems (ISCAS), (pp. 1-4). IEEE. https://doi.org/10.1109/ISCAS45731.2020.9180950

[3]. Hershberg, B., Weaver, S., Sobue, K., Takeuchi, S., Hamashita, K., & Moon, U. K. (2012). Ring amplifiers for switched capacitor circuits. IEEE Journal of Solid-State Circuits, 47(12), 2928-2942. https://doi.org/10.1109/JSSC.2012.2217865

[4]. Kapusta, R., Shen, J., Decker, S., Li, H., Ibaragi, E., & Zhu, H. (2013). A 14b 80 ms/s sar adc with 73.6 db sndr in 65 nm cmos. IEEE Journal of Solid-State Circuits, 48(12), 3059-3066. https://doi.org/10.1109/JSSC.2013.2274113

[5]. Lee, C. Y., Venkatachala, P. K., ElShater, A., Xiao, B., Hu, H., & Moon, U. K. (2019, May). Cascoded ring amplifiers for high speed and high accuracy settling. In 2019, IEEE International Symposium on Circuits and Systems (ISCAS), (pp. 1-5). IEEE. https://doi.org/10.1109/ISCAS.2019.8702710

[6]. Lee, K., Miller, M. R., & Temes, G. C. (2009). An 8.1 mW, 82 dB Delta-Sigma ADC with 1.9 MHz BW and $-$98 dB THD. IEEE Journal of Solid-State Circuits, 44(8), 2202-2211. https://doi.org/10.1109/JSSC.2009.2022298

[7]. Liu, C. C., & Huang, M. C. (2017, February). 28.1 A 0.46 mW 5MHz-BW 79.7 dB-SNDR noise-shaping SAR ADC with dynamic-amplifier-based FIR-IIR filter. In 2017, IEEE International Solid-State Circuits Conference (ISSCC), (pp. 466-467). IEEE. https://doi.org/10.1109/ISSCC.2017.7870463

[8]. Maddox, M., Chen, B., Coln, M., Kapusta, R., Shen, J., & Fernando, L. (2016, November). A 16 bit linear passivecharge- sharing SAR ADC in 55nm CMOS. In 2016, IEEE Asian Solid-State Circuits Conference (A-SSCC) (pp. 153-156). IEEE. https://doi.org/10.1109/ASSCC.2016.7844158

[9]. Park, Y., Song, J., Choi, Y., Lim, C., Ahn, S., & Kim, C. (2020). An 11-b 100-MS/s fully dynamic pipelined ADC using a high-linearity dynamic amplifier. IEEE Journal of Solid-State Circuits, 55(9), 2468-2477. https://doi.org/10.1109/JSSC.2020.2987684

[10]. Verbruggen, B., Deguchi, K., Malki, B., & Craninckx, J. (2014, June). A 70 db sndr 200 ms/s 2.3 mw dynamic pipelined sar adc in 28nm digital cmos. In 2014, Symposium on VLSI Circuits Digest of Technical Papers (pp. 1-2). IEEE. https://doi.org/10.1109/VLSIC.2014.6858451

[11]. Verma, N., & Chandrakasan, A. P. (2007). An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes. IEEE Journal of Solid-State Circuits, 42(6), 1196-1205. https://doi.org/10.1109/JSSC.2007.897157

An Optimized Design Approach for 8-Bit Pipelined ADC using High Gain Amplifier

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content:

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25