i-manager Publications

Simulation of Cascaded Gate-Based Ternary Content-Addressable Memory

Pavithra S.*, P. Deepa **

*-** Department of Electronics and Communication Engineering, Government College of Technology, Coimbatore, Tamil Nadu, India.

Periodicity:July - December'2020
DOI : https://doi.org/10.26634/jcir.8.2.18087

Abstract

This paper presents a design for Gate-based ternary content-addressable memory (G-TCAM), utilizing G-AETCAM cells, which yields the location of given input information. The G-AETCAM cells utilizes flip-flop as memory component and control rationale hardware comprising of rationale entryways. One G-AETCAM cell encodes the input and put away the output into one encoded bit which brings about a match-line subsequent to passing from the input. G-AETCAM architecture is area efficient in terms of transistor count and speed of operations is high than the available TCAM architectures. The cascaded G-AETCAM cells are divided as banks, by considering each row as single bank of whole memory. The decoder logic used for memory design is modified by using reversible logic gate technique. Here, HL gate has been used instead of Line Decoder

Keywords

CAM Memory, TCAM Memory, G-AETCAM Memory, Bank Selection, Power and Speed of Memory, Reversible Logic Gate, HL Gate.

How to Cite this Article?

Pavithra, S., and Deepa, P. (2020). Simulation of Cascaded Gate-Based Ternary Content-Addressable Memory. i-manager's Journal on Circuits and Systems, 8(2), 29-35. https://doi.org/10.26634/jcir.8.2.18087

References

[1]. Ahmed, A., Park, K., & Baeg, S. (2016). Resourceefficient SRAM-based ternary content addressable memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(4), 1583-1587. https://doi.org/10.1109/ TVLSI.2016.2636294

[2]. Hellkamp, D., & Nepal, K. (2018). True 3-valued ternary content addressable memory cell based on ambipolar carbon nanotube transistors. Journal of Circuits, Systems, and Computers, 28(5). https://doi.org/10.1142/S0218126 619500853

[3]. Irfan, M., & Ullah, Z. (2017). G-AETCAM: Gate-based area-efficient ternary content-addressable memory on FPGA. IEEE Access, 5, 20785-20790. https://doi.org/10.11 09/ACCESS.2017.2756702

[4]. Irfan, M., Ullah, Z., & Cheung, R. C. (2019). D-TCAM: A high-performance distributed RAM based TCAM architecture on FPGAs. IEEE Access, 7, 96060-96069. https:// doi.org/10.1109/ACCESS.2019.2927108

[5]. Irfan, M., Ullah, Z., Chowdhury, M. H., & Cheung, R. C. (2020). RPE-TCAM: Reconfigurable power-efficient ternary content-addressable memory on FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(8), 1925- 1929. https://doi.org/10.1109/TVLSI.2020.2993168

[6]. Junsangsri, P., Lombardi, F., & Han, J. (2015, May). A ternary content addressable cell using a single phase change memory (PCM). In Proceedings of the 25th Edition on Great Lakes Symposium on VLSI (pp. 259-264). https:// doi.org/10.1145/2742060.2742062

[7]. Karam, R., Puri, R., Ghosh, S., & Bhunia, S. (2015). Emerging trends in design and applications of memorybased computing and content-addressable memories. Proceedings of the IEEE, 103(8), 1311-1330. https://doi. org/10.1109/JPROC.2015.2434888

[8]. Reddy, V. R. K., Rao, V. V., Sailaja, M., Karthik, C., & Narendra, E. (2018). Realization of effective reversible decoder based combinational circuits. International Journal of Pure and Applied Mathematics, 120(6), 4503- 4517.

[9]. Syed, F., Ullah, Z., & Jaiswal, M. K. (2017). Fast content updating algorithm for an SRAM-based TCAM on FPGA. IEEE Embedded Systems Letters, 10(3), 73-76. https://doi.org/ 10.1109/LES.2017.2770225

[10]. Ullah, I., Ullah, Z., & Lee, J. A. (2018). Ee-tcam: An energy-efficient sram-based tcam on fpga. Electronics, 7(9), 186. https://doi.org/10.3390/electronics7090186

[11]. Ullah, I., Ullah, Z., Afzaal, U., & Lee, J. A. (2019). DURE: An energy-and resource-efficient TCAM architecture for FPGAs with dynamic updates. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27(6), 1298-1307. https://doi.org/10.1109/TVLSI.2019.2904105

[12]. Ullah, Z., Jaiswal, M. K., Cheung, R. C., & So, H. K. (2015, November). UE-TCAM: An ultra efficient SRAM-based TCAM. In TENCON 2015-2015 IEEE Region 10 Conference (pp. 1-6). IEEE. https://doi.org/10.1109/TENCON.2015.737 2837

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

Simulation of Cascaded Gate-Based Ternary Content-Addressable Memory

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: