Design of High Performance Pulse Generator to Perform Automatic Test in VLSI Circuits

P. Lokesh*, V. Thrimurthulu**, L. Mihira Priya***
*_***Department of Electronics and Communication Engineering, Chadalawada Ramanamma Engineering College, Tirupati, India.
Periodicity:March - May'2019
DOI : https://doi.org/10.26634/jele.9.3.15953

Abstract

VLSI is the advanced technology mainly intended to incorporate million of transistors or ICs placed on a printed circuit board. As the technology advances, System on Chip (SoC) parameters are scaled to achieve high throughputs. Also different test patterns, Automatic Test Equipment, Automatic test pattern generators are important for testing memory, and device under Test ICs are required to find the faulty chips and hence nesecessary of Automatic Test pattern genetators, which help not only to increase the performance of the circuit, but also increase the life time of the component. In this paper, a high accuracy and wide data rate range pulse generator with 10 ps time resolution is presented to perform Automatic Test. The pulse generator works with two modules like Edge Combiner (EC) and Multi phase clock Generator (MPCG). Edge Combiner focuses on explaining the functionality of data range and timing resolution based on phase selection logic and also down counter. In Multi Phase Clock Generator, a Multiphase Oscillator (MPO) holds a ring oscillator scheme to extend operational frequency. Another advantage of multi phase oscillator is to reduce output phase errors if there is any layout mismatches. The design was implemented on 32 Nanometer CMOS technology with Virtex FPGA is the target Hardware device. Experimental results prove that the Area occupied and power consumed by the proposed pulse generators are found to have Low area and low power consumption, respectively.

Keywords

VLSI, Edge Combiner, Multi Phase Clock Generator, Automatic Test Equipment, FPGA.

How to Cite this Article?

Lokesh, P., Thrimurthulu, V., & Priya, L. M. (2019). Design of High Performance Pulse Generator to Perform Automatic Test in VLSI Circuits. i-manager's Journal on Electronics Engineering, 9(3), 26-31. https://doi.org/10.26634/jele.9.3.15953

References

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

If you have access to this article please login to view the article or kindly login to purchase the article
Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.