i-manager Publications

High Speed and Low Power 4*4 Array Multiplier Design

N. Suresh*, K. S. Shaji**, M. Chaitanya Kishore Reddy***

*_** Professor, Department of Electronics and Communication Engineering, Sphoorthy Engineering College, Hyderabad, Telangana, India.

*** Professor, Department of Computer Science Engineering, Sphoorthy Engineering College, Hyderabad, Telangana, India.

Periodicity:December - February'2019
DOI : https://doi.org/10.26634/jcir.7.1.15530

Abstract

The main objective of this research is to design a Low power 4*4 Array Multiplier using modified GDI based full adder techniques, which consumes low power and have high speed computation compared to the CMOS technology. The modification has implemented in full adder design using GDI techniques in which the logical circuit reduces the number of transistors in the overall schematic. As we design any types of multiplier, the main logical block is adder and AND gate, similarly in this research also the authors concentrate to design Low power 4*4 Multiplier, which contains 8 full adder blocks. In these blocks, a modified GDI based full adder technology has been introduced. This way of reducing the number of transistors reduces the power consumption of overall circuits, propagation delay, and surface area. At the same time, the computation speed of the multipliers is increased.

Keywords

Full Adder, Gate Diffusion Input (GDI-MUX), CMOS, Array Multiplier

How to Cite this Article?

Suresh,N., Shaji, K. S., and Reddy, M. C. K. (2019). High Speed and Low Power 4*4 Array Multiplier Design. i-manager's Journal on Circuits and Systems , 7(1), 24-29. https://doi.org/10.26634/jcir.7.1.15530

References

[1]. Abid, Z., El-Razouk, H., & El-Dib, D. A. (2008). Low power multipliers based on new hybrid full adders. Microelectronics Journal, 39(12), 1509-1515.

[2]. Azghadi, M. R., Kavehei, O., & Navi, K. (2007). A novel design for quantum-dot cellular automata cells and full adders. Journal of Applied Sciences, 7(22), 3460-3468.

[3]. Ghadiry, M. H., A'ain, A. K., & Nadi S, M. (2011). Design and analysis of a novel low PDP full adder cell. Journal of Circuits, Systems, and Computers, 20(03), 439-445.

[4]. Goel, S., Kumar, A., & Bayoumi, M. A. (2006). Design of robust, energy-efficient full adders for deepsubmicrometer design using hybrid-CMOS logic style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(12), 1309-1321.

[5]. Gupta, R., Pathak, A, K., & Sharma, G. (2016). Design of ultra-low power 1 bit full adder cell using advance GDI 6T logic style. International Journal of Advanced Research in Computer Science and Software Engineering, 6 (3), 794-798.

[6]. Kumar, P., & Yadav, P. (2014). Design and analysis of GDI based full adder circuit for low power applications. International Journal of Engineering Research and Applications, 4(3), 462-465.

[7]. Kunal, & Kedia, N. (2012). GDI technique: A powerefficient method for digital circuits. International Journal of Advanced Electrical and Electronics Engineering, (IJAEEE), 1(3), 87-93.

[8]. Lariya, M. K., & Mishra, D. K. (2015). A low power array multiplier design using Modified Gate Diffusion Input (GDI). International Journal of Science and Research (IJSR), 4(8), 259-263.

[9]. Navi, K., Foroutan, V., Azghadi, M. R., Maeen, M., Ebrahimpour, M., Kaveh, M., & Kavehei, O. (2009). A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter. Microelectronics Journal, 40(10), 1441-1448.

[10]. Navi, K., Kavehei, O., Rouholamini, M., Sahafi, A., Mehrabi, S., & Dadkhahi, N. (2008). Low-power and high-performance 1-bit CMOS full-adder cell. Journal of Computers (JCP), 3(2), 48-54.

[11]. Sasilatha, T., Suresh, N., & Kumar, P. S. M. (2017). Design of advanced vedic multiplier using ripple carry adders. Journal of Advanced Research in Dynamical and Control Systems, 6(2), 543-551.

[12]. Shalem, R., John, E., & John, L. K. (1999, March). A novel low power energy recovery full adder cell. In Proceedings Ninth Great Lakes Symposium on VLSI (pp. 380-383). IEEE.

[13]. Shams, A., & Bayoumi, M. (1999, July). Performance evaluation of 1-bit CMOS adder cells. In ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Vol. 1, pp. 27-30). IEEE.

[14]. Suresh, N., & Shaji, K. S. (2008). Low power high performance full adder design using GDI techniques. International Journal of Computational and Theoretical Nano Science. Accepted for Publication.

[15]. Suresh, N., Plodia, V., Carey, J. W. (2018). Design and analysis of low power full adder using GDI-MUX. International Journal of Electronics, Electrical and Computational System, 7(4), 485-490.

[16]. Tung, C. K., Hung, Y. C., Shieh, S. H., & Huang, G. S. (2007, April). A low-power high-speed hybrid CMOS full adder for embedded system. In 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems (pp. 1-4). IEEE.

	North Americas,UK, Middle East,Europe		India	Rest of world
	USD	EUR	INR	USD-ROW
Pdf	35	35	200	20
Online	35	35	200	15
Pdf & Online	35	35	400	25

High Speed and Low Power 4*4 Array Multiplier Design

Abstract

Keywords

How to Cite this Article?

References

If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Options for accessing this content: