References
[1]. Akashe, S., Tiwari, N. K., Shrivas, J., & Sharma, R. (2012, August). A novel high speed & power efficient half adder design using MTCMOS Technique in 45 nanometre regime. In 2012 IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT) (pp. 157-161). IEEE. doi: 10.1109/ICACCCT.2012.6320761
[2]. Asthana, A., & Akashe, S. (2013). Power efficient D Flip Flop Circuit using MTCMOS Technique in Deep Submicron Technology. International Journal of Engineering Research & Technology, 2(11), 1785-1791.
[3]. Chang, T.-Y., & Hsiao, M.-J. (1998). Carry-select adder using single ripple-carry adder. Electronics Letters, 34(22), 2101-2103. doi: 10.1049/el: 19981706
[4]. Das, A., Mandal, S. K., & Das, J. K. (2015). High speed Square Root Carry Select Adder using MTCMOS D-Latch in 45nm technology. In 2015 International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO).
[5]. He, Y., Chang, C. H., & Gu, J. (2005, May). An area efficient 64-bit square root carry-select adder for low power applications. In 2005 IEEE International Symposium on Circuits and Systems (pp.4082-4085). doi:10.1109/ ISCAS.2005.1465528
[6]. Kim, Y., & Kim, L. S. (2001, May). A low power carry select adder with reduced area. In ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No. 01CH37196) (Vol. 4, pp. 218-221). IEEE. doi:10.1109/iscas.2001.922211
[7]. Leblebici, Y. (1996). CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill.
[8]. Manju, S., & Sornagopal, V. (2013, January). An efficient SQRT architecture of carry select adder design by common Boolean logic. In 2013 International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT) (pp. 1-5). IEEE.
[9]. Mugilvannan, L., & Ramasamy, S. (2013, July). Low-power and area-efficient carry select adder using modified BEC-1 converter. In 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT) (pp. 1-5). IEEE.
[10]. Naik, M. V. K. (2015, March). Design of carry select adder for low-power and high speed VLSI applications. In 2015 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT) (pp. 1-4). IEEE.
[11]. Pandey, S. S., Bakshi, A., & Sharma, V. (2013). 128 Bit Low Power, Area -Efficient Carr y Select Adder. International Journal of Computer Applications, 69(6), 29-33.
[12]. Priya, R., & Kumar, J. S. (2013, March). Implementation and comparison of effective area efficient architectures for CSLA. In 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN) (pp. 287-292). IEEE. doi:10.1109/ice-ccn.2013.6528510
[13]. Ramkumar, B., & Kittur, H. M. (2011). Low-power and area-efficient carry select adder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(2), 371- 375. doi:10.1109/tvlsi.2010.2101621
[14]. Shanigarapu, L., & Shrivastava, B. P. (2013). Area & Power efficient Carry Select Adder. International Journal of Innovative Research in Technology & Science (IJIRTS), 1(3), 40-47.
