A Comparative Analysis Report on Modified Reversible Sequential Circuits realized with Improved Quantum cost

Gopi Chand Naguboina*, T. Sravya**
* Assistant Professor, Department of Electronics and Communication Engineering, MaharajVijayaramGajapathi Raj (MVGR) College of Engineering (Autonomous), Vizianagaram, Andhra Pradesh, India.
** PG Scholar, Department of Electrical and Electronics Engineering, Sri PadmavatiMahilaVisvavidyalayam, Tirupati, Andhra Pradesh, India.
Periodicity:December - February'2019
DOI : https://doi.org/10.26634/jcir.7.1.15243

Abstract

Reversible Logic is the dominating field of research in low power VLSI. In recent times, reversible logic has gained special attention in order to reduce power consumption mainly in concern to digital logic design. The main aim of this paper is to give an overall summary report on Digital sequential circuits like Shift registers and Counters designed using reversible logical computation. Digital circuits are the circuits implemented using Boolean logical expressions. Digital circuits find many applications in present daily life. Different types of combinational and sequential circuits are designed using reversible logic to reduce power dissipation. A Boolean function f(i1, i2, i3,……, in) having 'n' inputs and 'm' outputs is said to be logically reversible if the number of inputs are equal to the number of outputs (i.e. n = m) and the input pattern maps uniquely to the output pattern. Few reversible logic gates present in the literature are NOT gate, Feynman Gate (CNOT gate), Double Feynman Gate, Peres Gate, TR gate, Seynman Gate, etc. The reversible gate must run both forward and backward directions such that the inputs can be retrieved with the knowledge of outputs. Reversible Logic has applications in various fields like Quantum Computing, Optical Computing, Nano-technology, Computer Graphics, low power VLSI, etc. Reversible logic has gained essence in recent years largely due to its property of low power consumption and low heat dissipation. Till date in the literature, universal shift register and shift counters are realized using reversible logical computation for the first time in this paper. In this paper, a summary report is given on Sequential circuits like Shift registers and Counters designed using reversible logical computation with improved quantum cost. A comparative study on reversible and irreversible sequential logical circuits is also given. The realized reversible logical circuits are analysed in terms of quantum cost, garbage outputs, number of gates, and propagation delay. The circuits have been designed and simulated using Xilinx software.

Keywords

Reversible Logic, Sequential Circuits, Quantum Cost, Garbage Outputs

How to Cite this Article?

Naguboina, G. C., and Sravya, T. (2019). Transient Dynamic Finite Element Analysis of Cup Drawing Process. i-manager's Journal on Circuits and Systems , 7(1), 37-50. https://doi.org/10.26634/jcir.7.1.15243

References

[1]. Anusudha, K., & Naguboina, G. C. (2017, March). Design and implementation of PAL and PLA using reversible logic on FPGA SPARTAN 3E. In 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN) (pp. 1-6). IEEE.
[2]. Bennett, C. H. (1973). Logical Reversibility of Computation. IBM Journal of Research and Development,17(5), 525-532.
[3]. Bennett, C. H. (1988). Notes on the history of reversible computation. IBM Journal of Research and Development, 32(1), 16-23.
[4]. Das, J. C., De, D., & Sadhu, T. (2016, March). A novel low power nanoscale reversible decoder using quantum-dot cellular automata for nanocommunication. In 2016 rd 3 International Conference on Devices, Circuits and Systems (ICDCS) (pp. 220-224). IEEE.
[5]. Feynman, R. P. (1985). Quantum mechanical computers. Optics News, 11(2), 11-20.
[6]. Garg, P., & Saini, S. (2014, September). A novel design of compact reversible SG gate and its applications. In 2014 14th International Symposium on Communications and Information Technologies (ISCIT) (pp. 400-403). IEEE.
[7]. Laundauer, R. (1961). Irreversibility and heat generation in the computational process. IBM Journal of Research and Development, 5(3), 183-191.
[8]. Majumdar, R., & Saini, S. (2015, March). A novel design of reversible 2:4 decoder. In 2015 International Conference on Signal Processing and Communication (ICSC) (pp. 324-327). IEEE.
[9]. Mamataj, S., & Das, B. (2014, November). Efficient designing approach of different synchronous cyclic code counters by sequential circuit elements of a novel reversible gate. In 2014 International Conference on Computational Intelligence and Communication Networks (pp. 1031-1036). IEEE.
[10]. Mamataj, S., Das, B., & Chandran, S. (2014, November). An approach for designing of sequence generator by counter and multiplexer of reversible gates. In 2014 International Conference on Contemporary Computing and Informatics (IC3I) (pp. 1324-1329). IEEE.
[11]. Naguboina, G. C., & Anusudha, K. (2017a, January). Design and synthesis of combinational circuits using reversible decoder in Xilinx. In 2017 International Conference on Computer, Communication and Signal Processing (ICCCSP) (pp. 1-6). IEEE.
[12]. Naguboina, G. C., & Anusudha, K. (2017b, March). Design and implementation of programmable read only memory using reversible decoder on FPGA. In 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN) (pp. 1-6). IEEE.
[13]. Naguboina, G. C., & Anusudha, K. (2018). Design and implementation of BCD to seven segment display decoder using reversible decoder on FPGA. International Journal of Computing and Applications, 13(2), 265-275.
[14]. Peres, A. (1985). Reversible logic and quantum computers. Physical Review A, 32(6), 3266-3276.
[15]. Rajmohan, V., & Ranganathan, V. (2011, April). Design of counters using reversible logic. In 2011 3rd International Conference on Electronics Computer Technology (Vol. 5, pp. 138-142). IEEE.
[16]. Santhiya, D., & Kumar, D. K. (2014). Testable Circuit for Universal Shift Register Using Reversible Gates. International Journal for Innovative Research and Studies, 3(5).
[17]. Shende, V. V., Prasad, A. K., Markov, I. L., & Hayes, J. P. (2003). Synthesis of reversible logic circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(6), 710-722.
[18]. Singh, R., & Pandey, M. K. (2016, April). Design and optimization of sequential counters using a novel reversible gate. In 2016 International Conference on Computing, Communication and Automation (ICCCA) (pp. 1393-1398). IEEE.
[19]. Toffoli, T. (1980, July). Reversible computing. In International Colloquium on Automata, Languages, and Programming (pp. 632-644). Springer, Berlin, Heidelberg.
If you have access to this article please login to view the article or kindly login to purchase the article

Purchase Instant Access

Single Article

North Americas,UK,
Middle East,Europe
India Rest of world
USD EUR INR USD-ROW
Pdf 35 35 200 20
Online 35 35 200 15
Pdf & Online 35 35 400 25

Options for accessing this content:
  • If you would like institutional access to this content, please recommend the title to your librarian.
    Library Recommendation Form
  • If you already have i-manager's user account: Login above and proceed to purchase the article.
  • New Users: Please register, then proceed to purchase the article.