The regularly increasing complexity and size of the designs faces various issues with traditional verification methods. To address this issue a reuse-oriented, verification methodology should be adopted which is built on the rich semantic support of a standard language. This paper presents a design of a 16 bit RISC processor with 15 instructions. The design is described in each module and the performance of the design is also presented in convenient manner. Although the design cycle takes time, but more time is required for verification. To perform verification process, verification environment is built for few modules of this RISC processor using SystemVerilog. Among various verification methodologies here a simple approach of verification is presented.