References
[1]. Ali, M. B., Hossin, M. M., & Ullah, M. E. (2011). Design of
reversible sequential circuit using reversible logic
synthesis. International Journal of VLSI Design &
Communication Systems, 2(4), 37.
[2]. Bennett, C. H. (1973). Logical reversibility of
computation. IBM Journal of Research and Development, 17(6), 525-532.
[3]. Bhagyalakshmi, H. R., & Venkatesha, M. K. (2010).
Optimized reversible BCD adder using new reversible
logic gates. arXiv preprint arXiv:1002.3994.
[4]. Feynman, R. P. (1985). Quantum mechanical
computers. Optics News, 11(2), 11-20.
[5]. Genesys. (2013). Reference Manual. Retrieved from
https://www.xilinx.com/support/documentation/university
[6]. Haghparast, M., Rezazadeh, L., & Seivani, V. (2011).
Design and optimization of nanometric reversible 4 bit
numerical comparator. Middle-East Journal of Scientific
Research, 7(4), 581-584.
[7]. Hung, W. N., Song, X., Yang, G., Yang, J., & Perkowski,
M. (2006). Optimal synthesis of multiple output Boolean
functions using a set of quantum gates by symbolic
reachability analysis. IEEE Transactions on Computer-
Aided Design of Integrated Circuits and Systems, 25(9),
1652-1663.
[8]. Landauer, R. (1961). Irreversibility and heat generation
in the computing process. IBM Journal of Research and
Development, 5(3), 183-191.
[9]. Mahfuzzreza, M., Islam, R., & Ali, M. B. (2013).
Optimized design of high performance reversible
multiplier using BME and MHNG reversible gate. American
International Journal of Research in Science, Technology,
Engineering & Mathematics, 2(2), 227-232.
[10]. Mohammadi, M., Eshghi, M., & Bahrololoom, A.
(2008). Behavioral model of V and V+ gates to implement
the reversible circuits using quantum gates. In TENCON
2008 IEEE Region 10 Conference (pp. 1-6). IEEE.
[11]. Morrison, M., Lewandowski, M., & Ranganathan, N.
(2012). Design of a tree-based comparator and memory
unit based on a novel reversible logic structure. In VLSI
(ISVLSI), 2012 IEEE Computer Society Annual Symposium
on (pp. 231-236). IEEE.
[12]. Parhami, B. (2006). Fault-tolerant reversible circuits.
In Signals, Systems and Computers, 2006. ACSSC'06.
Fortieth Asilomar Conference on (pp. 1726-1729). IEEE.
[13]. Peres, A. (1985). Reversible logic and quantum
computers. Physical Review A, 32(6), 3266-3276.
[14]. Vasudevan, D. P., Lala, P. K., & Parkerson, J. P. (2004).
A novel approach for on-line testable reversible logic
th circuit design. In Test Symposium, 2004. 13 Asian (pp.
325-330). IEEE.
