References
[1]. Ahmed, N., Tehranipour, M. H., & Nourani, M. (2004).
Low power pattern generation for BIST architecture. In
Circuits and Systems, 2004. ISCAS'04. Proceedings of the
2004 International Symposium on (Vol. 2, pp. II-689-92).
IEEE.
[2]. Ajane, A., Furth, P. M., Johnson, E. E., & Subramanyam,
R. L. (2011). Comparison of binary and LFSR counters and
efficient LFSR decoding algorithm. In Circuits and Systems
th (MWSCAS), 2011 IEEE 54 International Midwest
Symposium on (pp. 1-4). IEEE.
[3]. Brock, T. B. (2006). Linear Feedback Shift Registers in
SAGE, 1-18.
[4]. Gunavathi, K., Paramasivam, K., Lavanya, P. S., &
Umamageswaran, M. (2006). A novel BIST TPG for testing of
VLSI circuits. In Industrial and Information Systems, First
International Conference on (pp. 109-114). IEEE.
[5]. Haridas, N., & Devi, M. N. (2011). Modified Genetic
Algorithm for Deciding LFSR Configuration, 2(2), 34-36.
[6]. Kaur, R., & Baja, N. (2012). Enhancement in Feedback
Polynomials of LFSR used in A5/1 Stream Cipher.
International Journal of Computer Applications, 57(19),
32-35.
[7]. Muttoo, S. K., & Abdulsattar, I. (2012). A new stegosystem
based on LFSR generator. International Journal of
Engineering and Innovative Technology (IJEIT), 1(1), 40-43.
[8]. Prasada Rao, R. V., Varaprasad, N. A., Babu, G. S., &
Mohan, C. M. (2013). Power Optimization of Linear
Feedback Shift Register (LFSR) for Low Power BIST
implemented in HDL. International Journal of Modern
Engineering Research (IJMER), 3(3), 1523-1528.
[9]. Tehranipoor, M., Nourani, M., & Ahmed, N. (2005). Low
transition LFSR for BIST-based applications. In Test
th Symposium, 2005. Proceedings. 14 Asian (pp. 138-143).
IEEE.
[10]. Zeng, G., Han, W., & He, K. (2007). High Efficiency
Feedback Shift Register: Sigma-LFSR. IACR Cryptology
ePrint Archive, 2007, 114.